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ABSTRACT
This thesis is concerned primarily with the architecture of Digital 
Signal Computers. The work is supported by the design, development 
and application of a novel Digital Signal Computer system, the MAC68.
The MAC68 is a Functional Multiprocessor, using two independent processors, 
one of which executes general-purpose tasks, and the other executes 
sequences of arithmetic. The particular MAC68 design was arrived at 
after careful evaluation of existing Digital Signal Computer architec­
tures. MAC68 features are fully evaluated via its application to the 
Sub-Band Coding of speech, and in particular by the development of 
a l6Kb/s Sub-band Coder using six sub-bands. MAC68 performance was 
found to be comparable to that of current DSP micros for basic digital 
filter tasks, and superior for FFT tasks.
The MAC68 architecture is a balance of high-speed arithmetic and general- 
purpose capabilities, and is likely to have a greater range of applic­
ation than General-Purpose micros or DSP micros used alone. Suggestions 
are put forward for MAC68 enhancements utilising state-of-the-art hard­
ware and software technologies.
Because of the current widespread use of General-Purpose micros, and 
because of the possible performance gains to be had with the MAC68- 
type architecture, it is thought that MAC68 architectural concepts 
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APCM Adaptive Pulse Code Modulation.
AU Arithmetic Unit.
CISC Complex Instruction Set Computer.
D/A Digital-to-Analog Convertor.
DSC Digital Signal Computer.
DSP Digital Signal Processing.
FFT Fast Fourier Transform.
FIR Finite Impulse Response.
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H R  Infinite Impulse Response.
1/0 Input/Output.
ISR Interrupt Service Routine.
MAC Multiplier-Accumulator.
MM Modular Multiprocessor.
QMF Quadrature Mirror Filter.
RAM Random Access Memory.




TQMF-BB Tree Quadrature Mirror Filter Building Block 
VLSI Very Large Scale Integration.
( i:X )
1. INTRODUCTION
This chapter introduces the subject area for this thesis, 
namely Digital Signal Computer Architectures. This is done 
by firstly discussing the nature of real-time Digital Signal 
Processing, and then leading on to Digital Signal Computers. 
Having established what Digital Signal Computing is, the 
remainder of this chapter outlines the motivation for this 
study of Digital Signal Computer Architectures, and then 
summarises the contents of the remaining chapters.
1.1 Real-Time Digital Signal Processing
Because of the large range of sources of digital signals,
the variety of techniques associated with Digital Signal
Processing is correspondingly large. For example :-
Doppler Processing of radar signals.
Digital Filter banks for speech signals.
Digital Image Spectral Analysis.
The following is confined to one-dimensional Digital Signal 
Processing, but with the distinction that processing must
be carried out in 'real-time'. 'Real-time' in this context 
refers to the situation where the available processing time 
is restricted, usually by the bandwidth of the sampled signal. 
The advantage of performing Digital Signal Processing in 
real-time is mainly that processing can be maintained contin­
uously, without signal data being lost or large memories 
being required. For example as in radar, sonar or telecomm­
unication systems.
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A general form for a Real-time Digital Signal Processing 
system is presented in Figure 1.1, where an analog signal 
is sampled, digital signal processing carried out, and the 
digital result converted back to analog form. The total 
available computation time for each digital sample in this 
type of system, is determined by the bandwidth of the analog 
signal being sampled i.e. for a bandwidth of F H z , a sampling 
rate of 2F samples/sec is required to avoid aliasing dis­
tortion. For example, for speech bandwidths a computation 
time of approximately lOOusec. is available for each digital 
sample, and for video bandwidths a mere O.lusec. is available.
This discussion immediately leads on to the form of Real­
time Digital Signal Processors, the technology for which 
has only been available in the last two decades. Examples 
of Real-time Digital Signal Processors are:-
Supercomputers.
Single-chip micros.
Dedicated Emitter Coupled Logic systems.
Charge-Couple devices.
Surface Acoustic Wave Devices.
The programmable type of Real-time Digital Signal Processor 
we shall call a Digital Signal Computer system, the remainder 
of this thesis is concerned only with this type of system.
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1.2 Digital Signal Computer Systems
Figure 1.2 illustrates the form for a typical Digital Signal 
Computer system. Digital samples are represented internally 
by fixed point or floating point numbers. The single most 
important feature of Digital Signal Computer systems is that 
they can be reconfigured for different applications by a 
change of program only, this feature gives Digital Signal 
Computer systems an economic advantage over dedicated counter­
parts .
Consider now the idea of a Digital Signal Computer system 
architecture. This we shall describe as the interconnection 
and functionality of system building blocks, specifically 
for programmed Digital Signal Processing. Examples of system 





In designing a Digital Signal Computer system architecture. 
Digital Signal Processing application algorithm must be studied 
in detail if the range of application of a system is to be 
maximised. The greater this range, the more cost-effective 
the design.
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The attraction of using Digital Signal Computers has come 
about with advances in device technologies . Consider now 
the scale of these advances. True Digital Signal Computers 
originated in the early 1970s, a typical example being the 
FDP (G-3)- The FDP was an l8-bit machine using Emitter 
Coupled Logic (ECL), and was capable of executing a fixed 
point multiplication in 450nsec, and a fixed point 1024- 
point complex Fast Fourier Transform (FFT) in 5-5msec. To 
achieve such performance 10,000 Integrated Circuit packages 
were required.
Since the early 1970s progress in device technologies has 
been dramatic, for example the number of Metal Oxide Semi­
conductor (MGS) devices in general-purpose micros has increased 
by a factor of 200 since they were first introduced in 1971-
1971 Intel 4004. 2300 devices.
1984 Hewlett Packard micro. 450,000 devices.
The current state of Digital Signal Computer technology, 
is that a complete l6-bit Digital Signal Computer can fit 
on a single chip. A typical example is the Texas Instruments 
TMS32OIO, which can execute a fixed point bi-quad filter 
section in under 2.5usec and a fixed point 32-point complex 
FFT in under 500usec.
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As there is no indication that the pace of technology will 
slow down, then future Digital Signal Computer architectures 
will undoubtedly be more complicated. It is therefore im­
perative that the relationship between architectures and 
algorithms is better understood. It is towards this better 
understanding that this thesis is directed. This work is 
supported primarily through the design, construction and 
application of a novel Digital Signal Computer system, the 
MAC68.
Consider now a framework for classifying Digital Signal Com­
puter architectures.
When only one instruction stream is ever active within a 
system, we shall call this system a Single-Instruction (SI) 
stream system. Conversely, for more than one active instruct­
ion stream with a system, we shall call such a system a 
Multiple-Instruction (Ml) stream system. Considering Ml 
stream systems only, the SI stream units making up a system 
may be functional or identical to each other. In the former 
case we shall call such Ml stream systems. Functional Multi­
processors (FM), and in the latter case. Modular Multiprocessors 
(MM).
By calling SI stream systems, S type, we now have three 
fundamental types, S, FM and MM types. These types can be 
used to form a three-dimensional classification framework 
with which to classify existing and projected Digital Signal 
Computer system architectures (see Figure 1.3). This class­
ification is unique to this thesis.
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NOTE; This classification is not suitable for data flow 
type systems which do not use instruction streams. As data 
flow systems have yet to be used extensively for real-time 
DSP this is not a serious disadvantage.
1. 3 Thesis Organisation
Chapter 2 initiates this study by firstly filling in the 
details of the S-type classification. This is then followed 
by a detailed assessment of the performance of single-chip 
micros when executing Digital Signal Processing algorithms.
Directly from the summary of Chapter 2, Chapter 3 moves into 
the realm of Multiple-Instruction stream systems i.e. the 
MAC68. The motivation for the design of the MAC68 system, 
a Functional Multi-processor, is firstly discussed. The 
remainder of Chapter 3 then fully dicusses all aspects of 
MAC68 architectural features and programming techniques.
Chapter 4 details the full exercising of all MAC68 features 
via its application to Sub-band Coding. Sub-band Coding makes 
use of speech signal redundancy to produce lower bit-rates 
than conventional speech coding methods like Pulse Code 
Modulation (PCM). The nature of the Sub-band Coding algorithms 
used was such that all MAC68 architectural features were 
used, thus verifying the design and allowing a full invest­
igation of weaknesses.
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Chapter 5 firstly establishes that the current version of 
the MAC68 system has met the performance requirements initially 
established in Chapter 3- The remainder of the chapter then 
builds on experience obtained in using the MAC68 system, 
as well as using new ideas on High-level Languages, to propose 
an enhanced MAC68 system which would combine Digital Signal 
Processing performance with ease of program development.
Finally, in Chapter 6 the strengthes of the MAC68 concept 
are firmly established, and the future potential of the MAC68 
in the field of Real-time Digital Signal Processing is dis­
cussed.
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2. REVIEW OF SINGLE-INSTRUCTION STREAM DIGITAL SIGNAL
COMPUTER SYSTEMS
This chapter is devoted entirely to looking at single-instruct­
ion stream Digital Signal Computer systems. Section 2.1 
introduces a general classification scheme, which has come 
about as a result of analyses of the spectra of past, present 
and proposed single-instruction stream systems. In section
2.2 a detailed analysis of single-chip micros is carried 
out, making reference to the classification of 2.1. Finally 
in section 2.3, a general summary is produced, leading directly 
into chapter 3-
2.1 Classification of Single-Instruction Stream (S-Type)
Digital Signal Computer Systems
The formation of a ’robust' classification of S-type systems, 
is complicated by the numerous interlocking influences.
The following proposed classification is therefore informal, 
and is based on a 'nearest neighbour' approach, although 
attempting at the same time to illustrate the amount of 
parallelism used in system classes.
Table 2.1 illustrates the classification. Note that the 
system class using the least amount of parallelism is rep­
resented by S(0), and that generally as the magnitude of 
the index increases so too does the level of parallelism 
used.' Also note that, the classification is almost circular 
in that S(+5) systems have much in common with S(-5) systems.
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It should be pointed out that, the classification relates 
to architecture and not to performance, as levels of perform­
ance are affected by technological and algorithmic issues.
Each of the following sub-sections discusses an architectural 
feature of primary importance, such that when taken together 
they should demonstrate how the 'nearest neighbour' classifi­
cation operates.
2.1.1 Instructions
Instruction formats and instruction execution sequences used 
by a system undoubtedly have the greatest effect on architect­
ural typing. For this reason, and because two fundamental 
instruction types are observed in practice, RISC and CISC 
types (see below), the indexes of S-type systems are given 
positive and negative values, with positive indexes corres­
ponding to CISC systems and negative indexes to RISC systems. 
Before elaborating further, consider some basic definitions.
2.1.1.1 Definitions
a) For any S-type system three basic levels can be used 
[F-1]:
High Level Language =Language constructs 




The image machine is the lowest level of translation 
and the highest level of interpretation, and the mechan­
ism is called the host machine. Consider then:-
(i) Image machine=Host machine, such that control 
is implemented with random logic (RL), and 
machine instructions are not interpreted. 
For example with microprocessors such as the 
Intel 18085 or Motorola MC68OO.
(ii) Interpretation of image instructions using
microcode sequences. Any number of inter­
pretation levels can be used, but we shall
only consider:-
1 level control scheme (M-IL)
2 level control scheme (M-2L)
These levels are the most commonly used.
Further we shall define microinstructions as being
being [B-9,F-1]:-
(i) Horizontally orientated.
Where numerous micro-operations are activated 
by each microinstruction, as for example in 
the NEC7720.
(ii) Vertically orientated.
Where only a small number of micro-operations 
are activated by each microinstruction, for 
example in the Z80 microprocessor.
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(b) Image Instruction complexity.
Two basic instruction set types are prevalent in current 
architectures, the Complex Instruction Set (CIS) and 
the Reduced Instruction Set (RIS) [B-2], although neither 
type has been precisely defined. Characteristics assoc­
iated with these types are [B-2,P-1]:-
CIS instructions - Multiple cycle execution.
- Multiple sizes.
- Complex addressing modes.
RIS instructions - Most instructions execute in 1 cycle,
- Single instruction size.
- Access data memory with load and 
store instructions only.
2.1.1.2 RIS Computers (RISC) Versus CIS Computers (CISC)
The CISC approach is basically to support High Level Languages 
and Operating Systems via complex instructions, therefore 
effectively putting software in hardware. Some advantages 
of the CISC approach are :-
Fewer fetches from instruction memory are required.
Code density is higher, hence reducing memory requirements.
The alternative RISC approach is to use simple instructions 
(which can also be designed to support High Level Languages), 
and to rely on the availability of fast memory. Some advant­
ages are:-
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Special-purpose hardware can be used to speed up the 
execution of particular functions. This hardware can 
be used instead of the hardware that would be needed 
for instruction control logic in a CISC system.
Design is simplified.
Both methods also have disadvantages. RICSs being best suited 
to special-purpose applications which require only small 
amounts of memory. Whereas CISCs are more general-purpose 
and usually have facilities for handling large memory efficient­
ly. Obvious disadvantages of the CISC method are :-
Complex design.
Increased execution times due to slow instruction cycles 
caused by complex instruction decode and control overheads.
Disadvantages of the RISC approach are :-
The equivalent to CISC instructions may have to be imple­
mented using subroutines, hence large register arrays 
(or large/fast memory) and efficient stacking may be 
needed as with the RISCl [P-1].
The RISC instruction cycle must be designed to accommodate 
the slowest executing function, such that faster functions 
must use a complete cycle (although this inefficiency 
can be reduced by letting slow functions take more than 
one cycle).
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2.1.1.3 Complex Instruction Sets (CIS)
Architectures using Multi-cycle/multi-size instructions and 
with simple addressing modes, we shall call CISC-biased (CISC-
b), for example most 8-bit micros such as the MC68Q0. Moving 
from CISC-b to CISC, instructions of greater complexity are 
used, consequently microcode sequences are used to ease imple­
mentation, although some CISC architectures do use random 
logic (RL) for instruction control, for example the Z8000 
[T-1].
Considering only microcoded architectures, 2-level microcode 
schemes (M-2L) such as in the MC68000 are more spatially 
efficient than their 1-level counterparts [F-1], although 
1-level schemes have shorter interpretation times. This 
is because there is a better mapping from image machine to 
host machine in 1-level schemes. Consider for example the 
1-level scheme of the Hewlett Packard micro [G-1, G-2] which 
uses 302Kbits of microcode compared with the 22.5Kbits in 
the m c 68000, but which has faster basic execution times.
The mapping from image machine to host machine can be improved 
further still, by using more parallelism via the use of 
horizontal microinstructions and pipelining. For example, 
basic cycle times can be reduced by pipelining activities 
in the Arithmetic Logic Unit (ALU). In extreme cases of 
pipelining, such as in supercomputers, asychronous pipelines 
are used so that image instructions can be executed out of 
sequence depending on the availability of host resources.
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A further advantage of CISC systems, is that host machines 
can evolve with advances in technology while the image machine 
remains the same (or the instruction set is expanded), there­
fore software can be ported onto new host machines e.g. IBM 
370 series [B-9].
2.1.1.4 Reduced Instruction Sets (RIS)
Architectures which use multi-cycle/single-size instructions 
we shall call RISC-biased (RISC-b), as control is relatively 
simple (the RISC-b example in Table 2.1 probably uses micro­
coding mainly for complete process scheduling and not for 
addressing). In moving to full RISC architectures, instruction 
control logic is at a minimum and RISC instructions are similar 
to CISC microinstructions.
As with CISC micromachines, the amount of parallelism in 
RISC architectures can be increased using horizontal micro­
instructions and pipelining. Unlike CISC architectures though, 
the use of parallelism in this way makes image machine programm­
ing more difficult. Consequently, a compromise between 
parallelism and programmability is often sought in RISC archi­
tectures, as for example in the IBM RSP [M-2]. Examples 
of where pipelining is used in RISC architectures is in single­
chip Digital Signal Computers such as the BELL DSP and NEC-
7720.
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2.1.2 Memory Architecture and Instruction Pipelining 
Consider two basic memory architectures :-
Von Neumann (VN) - instructions and data reside in the
same memory space (therefore requiring 
a single memory interface).
Separate memory (SM) - instructions and data reside in separate
areas, as used in special purpose 
architectures where the cost of two 
memory interfaces is acceptable.
A good example of this is in Harvard 
machines [C-3].
All of the CISC architectures considered are of the VN type, 
as well as some of the RISC architectures. In all these 
cases it is desirable to overlap instruction fetches with 
instruction execution i.e. instruction pipelining. Clearly, 
for the VN case this is only possible if the memory inter­
face logic and execution logic work independently, such that 
instructions are pre-fetched only when the execution logic 
does not require to access memory for data operands, as in 
the Intel 8O86. When instruction pipelining is not used 
in a VN architecture, then the memory interface can become 
a bottleneck (a 'Von Neumann bottleneck' [B-7]), as for 
example in micros such as the MC68OO.
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Generally for CISC architectures a hierarchy of data memory 
is used to ensure that variables most frequently accessed 
are in faster memory, for example registers or data cache. 
The combination of this hierarchy with instruction pipelining 
minimises data and instruction movement overheads to the 
single memory space. For RISC-VN architectures, using simple 
addressing modes, there is a greater need for features such 
as instruction pipelining and large register areas. This 
is because the amount of data and instruction movement is 
likely to be greater than in CISC architectures executing 
equivalent instructions.
For RISC-SM architectures the above complexity does not 
arise, as instruction and data fetches can be fully over­
lapped without conflict. This instruction pipelining does 
cause branching problems though, for example for the IBM 
RSP user programs must be optimised in the vicinity of a 
branch instruction, and in the TMS32010 branching takes 2 
cycles instead of the usual 1 cycle for instructions. Another 
feature of RISC-SM architectures is the greater freedom in 
choosing instruction formats i.e. instruction sizes do not 
have to conform to particular data sizes [C-3].
2 .1.3 Multiple Arithmetic Units (AU)
CISC architectures employing multiple AUs are primarily for 
arithmetic intensive scientific computations, such as matrix 
multiplication or the solution of Partial Differential 
Equations, but can also be considered for Digital Signal 
Processing. The recently dismantled ILLIAC IV is a good
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example (also called a Single-Instruction Multiple-Data 
(SIMD) machine), another example is the TI ASC which uses 
independent pipelines to each AU [R-1],
RISC architectures using multiple AUs are as equally special­
ised as their CISC counterparts. For example, the FDP uses 
four configurable AUs for operations such as complex arith­
metic, digital filtering and multiple-precision arithmetic.
2.2 Digital Signal Processing (DSP) Performance of
Single-Chip Micros
The objective of this section is to ascertain the DSP perform­
ance of single-chip micros, for the purpose of providing 
data and analyses for the design of a new Digital Signal 
Computer (DSC) system. Using the classification of section
2.1 this restricts the range to classes from S(-4) to S(+3), 
but because of insufficient data on classes S(+3), S(-l)
and S(-2) only the following groups are considered:
(1) General-purpose micros of classes S(0), S(+l) and S(+2).
(2) DSP micros of classes S(-3) and S(-4).
Benchmarks used were for commonly used DSP tasks such as 
digital filtering and FFTs, and all benchmarks used fixed- 
point arithmetic. Also the following were not considered:-
(1) Input-Output Processing.
(2) Off-chip memory speeds i.e. Sufficiently fast memory 
was assumed to give minimum execution times.
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(3) Variation in available clock speeds i.e. the most common 
clock speeds were chosen in each case.
2.2.1 General-Purpose (GP) Micros
Eleven commonly used GP micros were chosen, representing 
the spread in performance currently available. Using the 
classification of section 2.1, and introducing sub-classes 
also relating to complexity, we have :-
S(0): CISC-biased.
S(0)-I: I8085A, 18048, MC6800, Z80, I805I.
S{Q)-II: MC6809, TMS9900.
S(l); CISC without microcoded control.
Z8OOO.
S(2): CISC with microcoded control.
18086 [B-10], TMS9995, MC68000.
Intuitively, it would be thought that there is very little 
point in assessing the performance of 8 bit micros when the 
more powerful 16 bit micros are available. But, in architect­
ural terms this is not the case, as the CISC philosophy is 
still unproven, and less complex 8 bit micros using faster 
clock speeds might prove superior for Digital Signal Processing 
tasks.
2-11
All GP micros selected are of the Von Neumann type, using 
the same memory area for data and programs. Table 2.2 summar­
ises the major features of these GP micros, and also gives 
the on-chip multiplication capability (which is of greatest 
relevance to DSP, as will be seen later). On-chip 8-bit 
and l6-bit signed multiplication execution times were required 
for the analysis, consequently software routines were devel­
oped where these operations were not available as instruct­
ions. Full software multiplication routines developed assumed 
the use of minimum memory and maximum Hamming Weight [D-1].
2.2.1.1 Performance
Previously published DSP benchmarks for GP micros cover only 
the digital filtering capability of 16 bit micros [N-1]. 
This was considered insufficient, therefore the following 
benchmarks were written for the chosen GP micros (see Appendix 
1 for further details):
BI: Eighth-order digital filter (16 bit operands).
This benchmark was derived from reference [N-1] and 
consists of four cascaded bi-quad sections (5 multipli­
cations per section).
BIT: 256-point complex Fast Fourier Transform (16 bit operands)
Constructed around the radix-2 FFT butterfly.
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Bill: 32-word Cross-correlation (8 bit operands).
This benchmark consists essentially of sequences of 
sum-of-products calculations.
These benchmarks together represent a reasonable cross-section 
of DSP tasks, mixing:
Real and complex arithmetic sequences.
Complicated address calculations.
Multiple-level loops.
Fixed-point arithmetic using l6-bit and 8-bit operands.
From Table 2.2 it is clear that benchmark results could be 
made more useful if the use of some form of off-chip hardware 
multiplier were assumed i.e. bringing the multiplication 
time down to approximately the same as other basic operations. 
The TRW MPY-16 (50 nsec execution time) was chosen as a suit­
able hardware multiplier. A multiplier-accumulator such 
as the TRW TDCIOIOJ could have been chosen instead, but the 
additional complexity of having to load arithmetic instruc­
tions would have blurred performance results.
It was assumed that the MPY-16 was sufficiently fast so that 
once two operands had been loaded and execution initiated, 
the result can be retrieved at any subsequent time. This 
is because the MPY-16 execution time is less than the basic 
instruction cycle time of any of the GP micros. Note that 
the MPY-16 is treated as locations in memory (see [G-4] for 
details ) .
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Benchmark programs were written for the GP micros, with and 
without the assumption of the use of an off-chip multiplier, 
giving a total of 58 benchmark programs.
NOTE: Benchmarks BIT and Bill were not written for the
INTEL 8048 and INTEL 8O5I.
In view of the requirement for approximate performance figures
only, benchmark implementations were not carried out.
Figures 2.1, 2.2 and 2.3 give the graphs of inverse total 
computation times for the benchmarks. Computation times 
can be reduced by appropriate factors when the use of a faster
CPU clock is assumed, for example the use of a 12MHz MC68000
instead of an 8MHz MC68000.
2.2.1.2 Analysis of Results
The following basic conclusions can be drawn from the bench­
mark results:-
(1) Performance comparisons across the class divisions. 
With or without the MPY-16 the general performance 
trend is:
(S(2) & S ( D )  > S(0)-II > S(0)-I
The performance trend is much more pronounced for bench­
marks without the MPY-I6 due to the large variation 
in on-chip multiplication capability. When considering 
benchmark performance with the MPY-16, the general
superiority of the S(l) and S(2) systems can be put 
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down to several interlocking factors:-
(a) Faster technology.
(b) Instruction pipelining.
(c) Higher levels of integration, so that wider
data and address paths, sophisticated address­
ing, and a greater number of registers can
be used.
The benchmark performance of S(l) and S(2) systems
without the MPY-16, is superior to that of S(0) systems 
with the MPY-16 because of the above factors (improved
on-chip multiplication capability being related to
(c)). Note that the wider data paths of the S(l) and 
S(2) systems are less advantageous for Bill, as this
benchmark requires only 8-bit arithmetic.
(2) Speed-up using the MPY-16.
As is to be expected the speed-up factor obtained 
assuming the use of an MPY-16, follows the trend:-
S(0)-I > S(0)-II > (8(1) & 8(2) )
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For example the speed-up for Z80 benchmarks is in the 
range 3-4-8.0, whereas for MC68000 benchmarks the speed­
up is only about 1.4. The greatest influence on this 
trend is the ratio of on-chip multiplication time to 
the time for other operations, for example register- 
memory moves, these ratios being much greater for 8(0) 
systems. For 8(1) and 8(2) systems the three instruc­
tions needed to access the MPY-16 are not much faster 
than the 16 bit signed multiplication time, hence the 
marginal speed-up compared with 8(0) systems.
(3) Useful Instructions.
The 8(2) micros, the MC68000 and TM89995 appear to 
have superior D8P performance overall. Other than 
faster multiplication, and faster technology in general, 
it is difficult to ascertain why this is true. The 
following gives some other features which appear to 
have reasonable influence on the observed performance 
trend:
(a) The use of on-chip registers or memory for
holding temporary variables, therefore reducing 
costly external data memory accesses.
(b) The availability of at least three index
registers, to save on register moves for bench­
marks such as BII (which requires three indices 
for the butterfly routine).
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(c) The fast autoincrement/autodecrement of address 
registers seemed to be useful for all three 
benchmarks.
(d) A fast instruction for decrementing a loop 
counter and testing for a branch condition.
2.2.2 Digital Signal Processing Micros
Applying the classification of section 2.1, the DSP micros 
studied can be conveniently split into two architectural 
classes :
S(-3): Vertically-biased RISC.
TMS32010, 32811, IBM RSP, (INTEL 2920).
S(-4): Horizontally-biased RISC.
BELL DSP, NEC 7720.
All of these DSP micros have separate data and program memory 
areas. Table 2.3 provides data on some of the DSP micros, 
see references [C-4] and [M-1] for further summaries.
Two basic arithmetic schemes are used, the adder based ALU 
(AB) and the multiplier-based ALU (MB), see [T-2] for more 
discussion on the issues involved. The latter scheme appears 
to be more popular with the later DSP micros, for example 
it is used in the NEC7720 and TMS32010. A major advantage 
of the MB scheme is that additional parallelism can b e .ex­
ploited, by having operations carried out in parallel with
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multiplication i.e. by providing maximum support for the 
X.Y+A operation required for most digital filter tasks (X 
is the data operand, Y the coefficient, and A the accumulation) 
For example, the NEC7720 and S2811 use separate memory areas 
and separate buses for data and coefficients, and can execute 
the X.Y+A operation in a single cycle. The BELL DSP also 
executes this operation in a single cycle, but, by using 
multiplexed buses instead of separate buses.
Most DSP micros use functional hardware to support the sample 
delay operation, for which two basic schemes are found:-
(1) Physical movement of data.
(2) Adjustment of address pointers (Logical data movement).
The first scheme is the most popular, for example the TMS32010 
and S2811 use special-purpose hardware for this operation, 
and the NEC7720 and BELL DSP support it, but with hardware 
which can be used in other operations i.e. utilising their 
ability to execute more than one micro-operation in a single 
cycle. In all four cases the sample delay operation can 
be carried out in parallel with the X.Y+A operation for greater 
digital filtering speed. An example of the second scheme 
is 'circular buffering', as used in the IBM RSP. This requires 
that data addresses in FIR and H R  filters be calculated 
modulo N (where N is the number of delay elements), such 
that no physical delay operations are required. Note that 
'circular-buffering' is also useful for I/O buffering in 
applications such as overlap-add convolutions [0-1].
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other specific functional hardware of interest includes 
saturation logic, which can be used for eliminating large- 
scale limit cycles in 2's complement arithmetic when the 
number representation is exceeded [E-l,F-2]. This feature 
is used on all DSP micros to some extent, although being 
less fully supported on some DSP micros such as the NEC7720. 
Other functional features include the REPT instruction on 
the S2811 for FIR filters, and the barrel shifter on the 
TMS32010 used for scaling, bit manipulation and floating 
point arithmetic.
2.2.2.1 Performance
Unlike GP micros, data on the DSP performance of DSP micros 
is more readily available (exceptions being DSP micros devel­
oped for ’in-house’ use, for example the IBM RSP and to some 
extent the BELL DSP). Table 2.3 gives collated DSP performance 
figures. These figures must be treated with caution due 
to the variation in implementation algorithms.
2.2.2.2 Analysis
This analysis considers digital filtering and FFT tasks only. 
The two DSP micros using Adder-based ALUs, the INTEL2920 
and IBM RSP are not considered further, as the INTEL2920 
is designed for a more limited range of applications (which ' 
does not include the FFT), and comprehensive data on the 
IBM RSP is unavailable.
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Consider first the 32 tap FIR filter, for this benchmark 
the NEC772O appears to be the fastest overall. This is because 
the NEC772O performs the X.Y+A and sample delay operations 
in a single cycle, and also has a sufficiently fast cycle 
time i.e. the TMS32010 has a faster cycle time but less 
parallelism, and the S2811 and BELL DSP have the same parallel­
ism as the NEC772O but have slower cycle times.
For the bi-quad filter section benchmark, figures are too 
close to warrant further investigation, although it should 
be noted that when saturation arithmetic is required the 
NEC772O will require additional computation overheads. There­
fore nullifying some of the advantages obtained with the 
FIR benchmark.
Table 2,3 shows that the NEC7720 and TMS32010 have the best 
FFT performances. Before proceeding further with the FFT 
discussion, fundamental differences between these two devices 
should be elaborated on. The TMS32010 has vertically-biased 
RISC instructions and relies primarily on absolute addresses, 
this is in contrast to the NEC7720 which has horizontally- 
biased instructions and no absolute addresses. This effectively 
means that the NEC7720 whilst having hardware well adapted 
to some particular tasks (e.g. FIR filters), it is less flex­
ible generally, being restricted by cumbersome addressing.
The TMS32OIO is not restricted in this way as will be described.
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The FFT can be coded using either program loops or straight- 
line coding where, in general, the latter technique is faster 
as address calculation/movement and control overheads can 
be eliminated. Of the two DSP micros, the NEC7720 and TMS32010, 
only the TMS32010 can use straight-line coding as this tech­
nique requires the pre-calculation of absolute addresses 
and their use as part of the instruction. Because of the 
large program memory provided with the TMS32010 (compared 
with other DSP micros), straight-line coding of complex FFTs 
up to 64 points is possible, so that the TMS32010 is consider­
ably faster than the NEC7720 over this range.
NOTE: General-purpose micros are also capable of using ab­
solute addressing for straight-line sequences, but, because 
these are Von Neumann architectures the overheads in fetching 
pre-calculated address operands (as part of instructions) 
is much greater than for the TMS32010. Therefore the use 
of on-chip address arithmetic sequences is often faster.
For single-loop FFTs the TMS32010 can use pre-calculated 
offset addresses stored in program memory i.e. three offset 
addresses per FFT butterfly. Because the TMS32010 is a Harvard 
machine, the passing of values between program memory and 
the data area is more difficult than for a single memory 
architecture. This transfer requires a special Bus Inter­
face Module (BIM), and the accessing of constants held in 
program memory takes 3 clock cycles, in contrast to the. usual 
1-2 clock cycles for instruction execution. For the actual
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butterfly execution, both the TMS32010 and NEC7720 require, 
the use of ’programmer look-ahead’ [M-5] for the modification 
of indirect address values in parallel with data arithmetic. 
Execution times for the looped FFT for the NEC7720 and TMS32010 
are approximately the same, so that the cumbersome addressing 
of the NEC7720 probably balances with the slow offset address 
and coefficient accessing of the TMS32010.
The FFT is a more demanding task than digital filtering, 
and therefore highlights DSP micro deficiencies more success­
fully. For example, it can be seen that data arithmetic 
cycles occur more frequently in digital filter tasks than 
in looped FFT programs, due partly to the general lack of 
fast sophisticated addressing in DSP micros.
2.3 Summary
The above sections consider GP micros and DSP micros as separate 
groups, we shall now briefly compare the DSP performance 
of GP micros with that of DSP micros. Consider the DSP per­
formance of the fastest benchmarked general-purpose system 
i.e. m c 68000 with an MPY-16, with that of the fastest DSP 
micro systems i.e. an TMS32010 or NEC7720, using similar 
implementation algorithms. For digital filter tasks, these 
DSP micros are approximately 20 times faster, and for small 
size FFTs (less than 64 points and non straight-line coding) 
these DSP micros are approximately 5 times faster than general- 
purpose systems.
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This shows that the combination of RISC architecture with 
special functional hardware, can give dramatic DSP performance 
increases over general-purpose CISC architectures for tasks 
that fully exploit this functional hardware. But, the range 
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THE MAC68 - A FUNCTIONAL MULTI-PROCESSOR SYSTEM.
The MAC68 system was designed as a result of the analyses 
of chapter 2, the objective being to boost the DSP performance 
of a general-purpose micro to at least the level of the fastest 
available DSP micro, but to do this using the minimum of 
special-purpose architectural features. A system based on 
a General-purpose micro has many advantages over it’s special- 
purpose counterparts, for example:
(i) Inherent flexibility.
GP micros can be programmed for most applications, 
this being their primary design criterion.
(ii) Hardware support.
Most GP micros are supported by a range of input-output 
peripherals, memory devices etc.. Consequently, systems 
can be expanded to meet new requirements.
(iii) Software support.
Systems software eg, compilers, assemblers, debuggers, 
operating systems etc., are available for most popular 
General-Purpose micros. The techniques of generating 
and using program code for GP micro architectures are 
now well established.
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If these advantages can be retained without losing out in 
DSP performance terms, then there is potential for maximising 
the DSP application range and easing development problems 
at the same time.
As chapter 2 demonstrates, the increase in speed obtained 
for S(2) General-purpose micros by using an external multiplier, 
is not sufficient to approach DSP micro performance when 
considering DSP tasks. Therefore a Multiple-Instruction 
(Ml) stream solution could be sought i.e. a Functional Ml 
stream (FM) solution or Modular Ml stream (MM) solution (see 
chapter 1 for definitions). For a Modular Ml stream system, 
even when assuming sufficient algorithm parallelism and zero 
inter-processor communication overheads, at least 20 General- 
purpose micros would be required to approach the performance 
of a TMS32010 when considering basic digital filtering tasks. 
Consequently, Modular Ml stream systems were rejected in 
favour of the Functional Ml stream approach. Consider then 
the following Classification for FM systems:
FM(1) = S(l) Single-instruction stream only.
FM(2) Two 31 stream processors.
e.g. Thirion's system [T-3]. 
m c 68000 + MC6881 co-processor.
FM(3) Three 31 stream processors.
e.g. 3P3-41/81 [F-3].




This classification is based on the number of functional 
Single-instruction stream processors used, this being the 
best indication of parallelism (’n* in F(n) indicates the 
number of processors). The most extreme examples of Function­
al Ml stream systems are the ’array processors’, for example 
the ST- 100 which uses at least 3 special-purpose processors. 
Array processors are specially designed to process, large 
blocks of data efficiently, and use a large amount of special- 
purpose hardware which cannot be justified for more flexible 
architectures. We shall therefore only consider F(2) systems 
(2 processors), where one of the processors is a General- 
purpose micro.
LSl/VLSl functional processors available which could enhance 
the DSP performance of a GP micro are the Floating-Point 
Co-processors and of course DSP micros. For the former case, 
reported examples of DSP implementations are not encouraging 
[S-2] mainly because of the orientation of Co-processors 
towards improving the floating-point arithmetic performance 
of GP micro systems, not fixed-point arithmetic performance. 
In the latter case, the migration of most of the DSP functions 
to the DSP micro does not fit our established design criterion 
Finally, it was decided that the best solution was to design 
a custom arithmetic processor which could co-operate with 
a GP micro. This custom processor would make efficient use 
of one of the available high-speed fixed-point arithmetic 
devices i.e. much more efficient use than was assumed with 
the MPY-16 in the GP micro benchmarks.
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3.1 Architecture and Programming of the MAC68 System
The MAC68 uses two Single-instruction stream processors, 
one is a General-purpose l6-bit microprocessor, the MC68000, 
and the other is a custom-built arithmetic processor, the 
MACDSP, which is built around the TRW TDCIOIOJ multiplier- 
accumulator.
The architecture of the MAC68 has been designed so that both 
processors can execute tasks in parallel, the MC68000 can 
execute tasks such as index address calculation, input-output 
processing, iteration control and complete background tasks, 
while the MACDSP executes sequences of arithmetic. This 
parallelism is made possible by using double-buffers between 
the two processors. Architectural details were decided on 
after studying the requirements of basic DSP ta.&kS,in part­
icular digital filtering, spectral analysis and correlation.
The m c 68000 (8MHz ) was chosen as the General-purpose processor 
for the system, because it had superior overall performance 
in the Chapter 2 benchmarks. For the custom arithmetic processor, 
the TRW TDCIOIOJ multiplier-accumulator is the most suitable 
building block, because it can execute the X.Y+A operation 
in 155nsec (maximum). The importance of the X.Y+A operation 
was discussed in Section 2.2.2.
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The distribution of functions in the MAC68 is similar to 
that found in Thirion's system [T-3], and the inter-processor 
parameter passing used is similar to that of the SPS-41/81 
[F-3], although the particular combination of features in 
the MAC68 and the use of up-to-date technology makes the 
MAC68 architecture novel.
3 .1.1 Overview
Figure 3-1 gives a pictorial view of the complete MAC68 hard­
ware system which includes the MC68000 system components, 
the MACDSP and the Analog Input-Output (1/0) sub-system. 
The majority of the "hardware for the MC68000 system components 
is contained within the SAGE 11 microcomputer system, and 
therefore did not have to be developed specifically for this 
study. The remainder of the MAC68 hardware is contained 
in two circuit boards, the MACDSP board using 60 ICs and 
the Analog 1/0 sub-system using 19 ICs. Software provided 
with the SAGE 11 system was used in the development of the 
MAC68 support software, and in the development of MAC68 
application software.
The 16-bit MC68000 microprocessor is an advanced CISC-type 
processor, using instruction pipelining, sophisticated add­
ressing modes, 16 general-purpose 32-bit registers and a
variety of interface mechanisms which include an 8-level 
priority interrupt scheme. Minimum execution times are ob­
tained by using 0-Wait state memory for the MC68000.
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The m c 68000 services both the MACDSP and the Analog 1/0, 
which are assigned interrupt priorities and interrupt the 
m c 68000 to synchronise activities. These activities may 
occur in parallel.
The MACDSP custom arithmetic processor uses a 3-stage syn­
chronous pipeline, with all instructions executing in a 
single 250nsec clock cycle.
Programs, constants and coefficients are loaded into the 
MACDSP program memory by the MC68000, therefore easing program 
development considerably. To execute MACDSP programs, the 
m c 68000 firstly provides the MACDSP with data, which is loaded 
into the MACDSP data memory, the MC68000 then loads a start 
address and offset addresses into the MACDSP and then initiates 
the execution of a MACDSP program sequence. The offset 
addresses are added to the main addresses (which are a field 
of each MACDSP instruction) to give effective indexed address­
ing, this feature is particularly useful for circular buffer­
ing and for FFT indexing. Other fields in the MACDSP instruc­
tion are used for controlling data arithmetic and data move­
ment. High arithmetic speed is possible because MACDSP 
arithmetic operations, for example multiplication, execute 
in a single 250nsec cycle, each cycle fully overlapping instruc­
tion processing, data accessing and data arithmetic. The 
MACDSP uses a simple non-branching program control scheme, 
whereby, the MC68000 initiates execution and a MACDSP instruc­
tion field is used to terminate MACDSP execution, sending 
an interrupt signal to the MC68000 as part of the process.
3-6
Because the start address latch and offset registers on the 
MACDSP are double-buffered, the MC68000 can prepare and load 
a set of parameters (start address and offset addresses) 
while the MACDSP is executing a program sequence using the 
current set of parameters. This means that for some applic­
ations, separate MACDSP program sequences can be effectively 
strung end to end, with the MACDSP continuously active. 
Efficient use of this feature is only possible where the 
m c 68000 and MACDSP processing loads are balanced, and in 
some circumstances MACDSP sequences may have to be extended 
to achieve this balance (this method relies on the use of 
an absolute address field, and is similar to the straight- 
line coding described in Chapter 2 for the TMS320).
Support software developed specifically for the MACDSP includes 
an assembler, debugger and loader.
The main devices on the Analog 1/0 sub-system are, a 12- 
bit Analog-to-Digital convertor (ADC), a 12-bit Digital- 
to-Analog convertor (DAC) and a Sample-Hold (S/H). The MC68000 
initiates real-time processing by starting a counter in the 
Analog 1/0 sub-system, this counter provides a pulse every 
sample period whch starts A/D and D/A conversion processes.
On completion of the A/D conversion process, the MC68000 
is interrupted and 1/0 processing is carried out. For app­
lications requiring the input-output of blocks of data samples, 
m c 68000 1/0 processing can be carried out in parallel with 
MACDSP arithmetic.
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In Appendices II-IV law-level descriptions are given of 
MAC68 logic, and in Appendices V-Vll descriptions are given 
of MAC68 support software. The following concentrates on 
higher-level details and design philosophies.
3.1.2 MACDSP
Figure 3-2 gives a detailed illustration of MACDSP architectur­
al features.
3 .1.2.1 Major Design Features
The main MACDSP design objective was to provide an inter­
face between the MC68000 and the TRW TDCIOIOJ such that
both devices can be used efficiently. Use of double-buffering 
in the MACDSP - MC68000 interface helps to ensure that both 
processors can execute in parallel. The following describes 
major MACDSP design features pertaining to the efficient
use of the TRW TDCIOIOJ.
The MACDSP uses a 3 stage synchronous pipeline, with buffer­
ing between each stage. The three pipeline stages function 
in parallel, and are:
(1) Instruction processing.
This stage involves first the incrementing of the program 
counter to give a new instruction address. Using this
address an instruction is fetched, and the absolute
address part of the instruction is added to a selected
offset register value to form the data address. Both
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this data address and the control bits of the MACDSP 
instruction are then clocked into registers, ready 
for the next stage in the pipeline.
(2) Data movement.
Using the data address and some of the control bits 
which are all held in the pipeline registers, a single 
data operand can be moved between the data RAM and 
the MAC. When moving a data operand from the data 
RAM to a MAC input register, the input register acts 
as the pipeline buffer for the next stage.
(3) Data arithmetic.
An arithmetic operation is carried out on the values 
held in the MAC input registers and on the value held 
in the MAC accumulator. The result is clocked into 
the MAC accumulator.
Note that complete overlap of data and instruction accessing 
is possible because of the use of separate memories for data 
and instructions (as with a Harvard machine). Another advant­
age of using separate memories, is that instruction sizes 
do not have to conform to particular data sizes.
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As with all processors using synchronous pipelines, the 
pipeline clock cycle (MACDSP clock cycle) must be sufficiently 
long to account for the longest of the pipeline activities. 
This prototype MACDSP uses a clock frequency of 4MHz, as
this frequency is easily derived from the MC68000 clock,
and because fairly wide tolerances were required in case 
of major design changes during MACDSP development. The long­
est executing MACDSP pipeline activity, the data arithmetic 
activity, takes approximately ZOOnsecs.
It was decided that a single data transfer per MACDSP instruc­
tion cycle would be sufficient for this MACDSP prototype, 
although the advantages of having two data transfers per 
instruction cycle for digital filtering tasks have already
been noted (see Chapter 2). Two data transfers per cycle 
could be accomplished either by using two data memory areas 
or by multiplexing the data and address buses connected 
to a single data memory area. Data RAM word size is 16 bits 
to conform to the 16 bit operations used in the MAC, and
the number of data words is 1024, this was thought sufficient 
for most applications under consideration.
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All of MACDSP program memory is RAM, and is loaded up by 
the m c 68000. Up to 1024 MACDSP instructions can be held 
in the MACDSP program RAM each instruction being 24 bits 
long. With this many instructions, MACDSP program sequences 
of sufficient length can be developed to ensure efficient 
use of the self-start mode (to be described later). Instruc­
tions are horizontal, so that each control bit directly controls 
a MACDSP resource. This is slightly inefficient in terms 
of instruction memory usage, as some control bit combinations 
may never be used, and instruction encoding could be used. 
NOTE: Two instruction bits are unused anyway, adding further 
to this inefficiency (see Chapter 5 for potential enhancements).
3.1.2.2 MACDSP Instructions and Execution
Figure 3-3 gives the syntax for MACDSP assembly programs, 
which consist of three basic sections:-
(1) Data constants.
(2) Coefficients.
(3) MACDSP program sequence.
Prior to real-time execution, the MC68000 loads constants 
and coefficients into MACDSP data memory, and MACDSP program 
sequences into MACDSP program memory.
NOTE: Any data or instructions could be altered by the MC68000
during real-time processing if required by an application.
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Once the MC68000 has loaded a start address and offset address 
values into the MACDSP, a start pulse is then sent to the 
MACDSP. Assuming that the MACDSP is not already active, 
this has the effect of initiating a MACDSP program sequence. 
Then the start address becomes the instruction address on 
the first cycle, and the offset register banks are switched 
so that the offset addresses loaded into the MACDSP prior 
to the sending of the start pulse, become the active offset 
addresses during the initiated program sequence. The use 
of switched register banks in this way gives effective double­
buffering .
The start address latched into the program counter during 
the first cycle, is automatically incremented at the beginning 
of each cycle for the duration of the program sequence.
While the MACDSP is active, the MC68000 data bus is effective­
ly disconnected from the MACDSP internal data and instruction 
buses, and the MC68000 address bus is effectively disconnected 
from the MACDSP data address bus. This also has the effect 
of disconnecting the MACDSP instruction bus from the MACDSP 
data bus. These disconnections avoid bus conflicts, and 
are carried out by putting the relevant 3-state buffers at 
a high impedance. Consider now the details of actual MACDSP 
instructions. The following gives the names and positions 
of MACDSP instruction bits.
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0 - R/W.
1 - MAC OP.
2 - CLK X.
3 - CLK Y.
4 - END.
5 - CLK P.
6 - SUB.
7 - ACC.
8 & 9 - OFFREG. SELECT.
10 & 11 - UNUSED.
12-23 - MAIN ADDRESS.
There are three main fields:-
(1) Offset register select field (bits 8&9).
Two banks of four offset registers are used, each 
register being 12 bits long. Only one register bank 
can be read during any particular MACDSP program sequence 
An offset register is selected on every cycle using 
the offset register select bits, and the contents of 
the selected register are added to the main address 
to give the index address for the required data operand. 
For programs containing instructions that do not require 
indexing i.e. absolute addressing only, one of the 
offset registers must be loaded with zero (and in many 
cases this will have to be done for an offset register 
in both register banks).
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(2) Main address field (bits 12-23).
All MACDSP data addresses and address paths are 12 
bits long, even though the data memory is only IKwords. 
This is a consequence of the logic used being available 
only as multiples of 4 bits, although it does mean 
that MACDSP data memory can be extended to 4Kwords 
with fewer significant hardware changes. The advantages 
of using an absolute address field will be discussed 
in section 3*2.
(3) Control field (bits 0-7).
The control field is used for the following activities:-
(a) Controlling the reading and writing of the
MACDSP data RAM by enabling or disabling the
write pulse.
(b) Enabling clocks to any of the MAC registers.
(c) Enabling the MAC output.
(d) Controlling MAC arithmetic operations, by
providing a 2-bit MAC instruction on every 
cycle.
.(e) Terminating a MACDSP sequence.
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Before giving examples of instructions, we must discuss MAC 
arithmetic in more detail. Data arithmetic is carried out
on the contents of 3 internal MAC registers
X input register (16 bits)
Y input register (16 bits)
ACC accumulator (35 bits)




To allow coefficients to be in the range -2< . .<+2, and data 
to be in the range -1< . .< +1, additional hardware has been 
incorporated in the MACDSP design. For example, if a co­
efficient in the range -2<..<+2 is loaded into the X register, 
a data value in the range -1<.. <+1 loaded into the Y register 
and arithmetic performed on these values, then the range 
of the arithmetic result stored back to Data RAM will be 
-1<..<+1. The advantage of this feature is twofold, in that 
copefficients for bi-quad filter sections can be represented 
without scaling, and exact +1 and exact -1 coefficients can 
be used for addition and subtraction operations. The major 
disadvantages of this feature are that coefficients are rep­
resented with reduced resolution, and that values stored
to data RAM from the MAC must be truncated as opposed to
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being rounded (rounding can only be used with the MAC when 
a specific range of the MAC accumulator is used for the MAC 
output - which it is not for this configuration. See the 
TRW TDCIOIOJ data sheet for further details).
Saturation logic is not implemented on the MACDSP, and shifts 
must be carried out using a full multiplication, although 
neither of these seriously hinders DSP arithmetic.
The following MACDSP assembly program illustrates the funda­
mentals of MACDSP programming (see Figure 3-3 for syntax 
and Appendix V for semantics):-
500, 0.2 ' DATA RAM LOCATION 500 IS SET-UP WITH A VALUE 
i 0.2 PRIOR TO SEQUENCE EXECUTION.
501, -1.6 DATA RAM LOCATION 501 IS SET-UP WITH A 
COEFFICIENT VALUE OF -1.6 PRIOR TO SEQUENCE 
EXECUTION.
S750 FIRST MACDSP INSTRUCTION AT PROGRAM RAM 
LOCATION 750.
ASSUME;
OFFSET REGISTER 1=0 
OFFSET REGISTER 2=200 
OFFSET REGISTER 3=100
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X2D,300 • LOAD X REGISTER WITH THE CONTENTS OF DATA
; RAM LOCATION 200+300=500.
Y3M,401 • LOAD Y REGISTER WITH THE CONTENTS OF DATA
') RAM LOCATION 100+401=501, AND MULTIPLY 
; X AND Y TOGETHER.
N1D,0 ; PIPELINE DELAY, ARITHMETIC IS CARRIED
; OUT DURING THIS CYCLE.
P1D,502 ' THE ARITHMETIC RESULT, HELD IN THE ACCUMULATOR,
-, IS STORED TO DATA RAM LOCATION 502 + 0 = 502.
-, IT'S VALUE WILL BE -0.32. THE END BIT
-, WILL BE ACTIVE FOR THIS INSTRUCTION.
E
A no-operation instruction is needed in the above example 
because of the pipeline delay. In practice, this pipe­
line delay period can usually be usefully employed.
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A MACDSP program sequence is terminated when an instruction 
containing an active END bit is executed. For the above 
example the assembler would ensure that only the last instruc­
tion in the sequence has the END bit active.
Because the logic enabling the MACDSP start sequence is 
double-buffered, ’self-start' can be used, whereby as soon 
as a MACDSP sequence terminates, it will immediately start 
up again if the buffered start logic has been set by the 
m c 68000. The actual start-up sequence is exactly the same 
as described previously, so that a new start address and 
new offset addresses can be used. If required the old start 
address can be reused without requiring the MC68000 to perform 
another load. Correspondingly, for the offset registers, 
if an offset address value must remain constant throughout 
a series of 'self-starts', the relevant offset address value 
need only be loaded into the same register position for 
both register banks i.e. bank switching will not affect the 
output from this register position.
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3.1.2.3 MACDSP Program Testing
Hardware is provided on the MACDSP so that between the 
execution of separate MACDSP program sequences, values 
held in all MAC resisters remain unchanged. This feature 
is used for testing MACDSP programs, as all MACDSP instruc­
tions can be loaded with their END bits set active, so 
that MACDSP program sequences can be effectively single­
stepped by using a start address which is modified to 
point to each instruction in a sequence.
A debugger software package has been developed to support 
this method (see Appendix VI). The debugger single-steps 
program sequences, displaying the contents of specific 
data RAM locations and the MAC accumulator, where required 
in the sequence.
3 .1.3 MC68000 Processing Activities
SAGE 11 software/firmware used for the development of 
m c 68000 application programs includes, a MC68000 assembler 
and a code debugger. A MC68000 code loader was developed 
specifically for the MAC68 system.
The MAC68 system utilises the autovectoring capability 
of the m c 68000 to synchronise the independent concurrent 
program activities. Autovectoring involves the execution 
of an Interrupt Service Routine (ISR) in response to an 
external interrupt. The autovector is the start address
of the ISR and is held in MC68000 system RAM, whereby 
each autovector corresponds to a particular interrupt 
level.
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During the autovectoring sequence the MC68000 program 
counter and status register are stacked, effectively storing 
the processor state usually being restored at the end 
of the ISR via an RTE instruction. Every time an ISR 
must be used this overhead is incurred, with the autovector 
sequence requiring 44 cycles to execute and the RTE instruc­
tion requiring 20 cycles to execute. This overhead is 
the most optimistic in that it assumes that register values 
will not have to be stored and restored as well as the 
program counter and status register (in practice this 
additional overhead can be avoided by assigning registers 
for the exclusive use of ISRs ) . In the MAC68 two auto­
vector interrupt levels are reserved (each with a separate 
ISR) ;
Autovector level 3: Analog 1/0 sub-system.
Autovector level 2: MACDSP.
The Analog 1/0 is given a higher priority, as 1/0 servic­
ing is generally a more critical activity than MACDSP 
servicing. Priority levels lower than level 2 are used 
for less time critical background tasks.
Note that when an interrupt of priority higher than the 
current priority is required, a process switch can only 
occur once the current instruction executing has term­
inated.
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The following now discusses the specialised tasks per­
formed by the MC68000. Non-specialised tasks such as 
background processing are application dependent, and are 
discussed in more detail in later sections.
3 .1.3*1 1/0 Servicing
The m c 68000 initiates I/O processing by starting the I/O 
counter. This counter is hardwired to generate a pulse 
every 125usec (appropriate for the sampling of speech 
signals), which is used within the 1/0 sub-system to initiate 
both an analog-to-digital conversion and a digital-to- 
analog conversion. By using the same pulse for both con­
versions input-output timing is guaranteed.
Analog-to-digital conversion is performed on a value held 
in the sample-hold device, and when this conversion is 
complete, an interrupt (priority 3) is sent to the MC68000 
and the Sample-hold device is put into sample mode. MC68000 
response to the priority 3 interrupt is to firstly reset 
the 1/0 interrupt logic, and then to jump to the 1/0 ISR. 
Both A/D and D/A devices contain addressable latches, 
so that the 1/0 ISR normally fetches a 12 bit value from 
the A/D and sends a 12 bit value to the D/A. Other tasks 
carried out by the 1/0 ISR might include bipolar-2's comple­
ment and 2's complement bipolar conversions, data block 
management, setting of flags for synchronising concurrent 
programs etc..
Once the 1/0 counter has been started, the I/O ISR will 
be executed once every 125usec period.
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3.1.3.2 MACDSP Servicing
Once the I/O sub-system has been activated, MC68000 ser­
vicing of the MACDSP consists of the following activities:-
(1) Accessing of the MACDSP data RAM.
(2) Loading MACDSP start addresses.
(3) Loading MACDSP offset addresses.
(4) Setting the MACDSP start logic.
The MACDSP signals the termination of a program sequence, 
by sending a level 2 interrupt signal. The MC68000 will 
respond to this interrupt on completion of the currently 
executing instruction, unless an 1/0 ISR is being executed 
on a higher priority level, in which case the interrupt 
will remain active until the 1/0 ISR has been completed. 
When the MC68000 does respond to the MACDSP interrupt 
request, the MACDSP interrupt logic is reset, and the 
MACDSP ISR executed.
The MACDSP self-start mode already described, is most 
effective where application algorithms are of the correct 
form, for example algorithms which involve the repeat 
of a basic computational structure, and require no access 
of MACDSP data memory between repeated executions. Great­
est efficiency then, is obtained when the MC68000 and 
MACDSP processing loads balance.
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Unfortunately, a difficulty can arise in using the MACDSP 
self-start mode. Assume for example the MACDSP is using 
the self-start mode, and has set the interrupt logic sig­
nalling the termination of a MACDSP program sequence and 
immediately re-started the execution of the next sequence.
If the m c 68000 does not reset the MACDSP interrupt logic 
(via the autovector sequence for the MACDSP ISR) before 
the termination of this next program sequence, then the 
first MACDSP interrupt signal will be effectively lost. 
The effect of this is to take the MACDSP out of self­
start mode, such that the MACDSP ISR executes sequentially
with MACDSP processing, instead of in parallel. The net
effect is to increase the total computational time, although 
processing is still logically correct. This situation 
can be avoided by developing concurrent programs to fit 
timing constraints (see chapter 4). Chapter 5 suggests
a general solution to this problem.
3 .1.4 Setting-Up Real-Time Execution
A software package has been developed for the MAC68 which 
simplifies the setting up of a MAC68 real-time program 
environment (see Appendix Vll). This package performs 
the following operations:-
(1) The loading of MACDSP code files into MACDSP memory 
areas.
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(2) The loading of MC68000 code files into MC68000 memory 
(each of the MC68000 activities is assigned a separate 
area of memory).
(3) The loading of ISR start addresses into the MC68000 
vector table.
(4) The initiation of real-time processing by passing 
control to an initialising routine (this routine 
usually starts the 1/0 counter, and then waits for 
the 1/0 ISR to start up concurrent activities).
3.2 Examples
Rarely is there a unique implementation of a DSP structure 
for a particular DSC, in the MAC68 case, various imple­
mentation alternatives exist even for the most common 
DSP structures.
The following explores the implementation of some of these 
common DSP structures on the MAC68. Particular emphasis 
is placed on the MAC68 use of straight-line sequences 
for reduced computation times.
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3.2,1 Finite Impulse Response (FIR) Filters
The sample delays of FIR filters can be implemented with 
or without the use of circular buffers when using the 
MAC68. Non-circular buffering uses physical data moves 
to implement the sample delays, and requires 4 MACDSP 
instruction cycles for each tap used. In contrast, circular 
buffering requires only 2 MACDSP instruction cycles for 
each tap, although this improvement is offset by the time 
needed to comute offset addresses. The following details 
the use of the circular-buffer method, with only the FIR 
data arithmetic implemented as a straight-line MACDSP 
sequence.
In implementing the FIR data arithmetic as a single MACDSP 
sequence, only one MACDSP interrupt is required each time 
the FIR filter is executed (see chapter 5 for an alternative 
method). Unfortunately then, the number of MACDSP data 
memory locations used for data is double that required 
for non-circular buffering. The reason for this is ill­
ustrated in Figure 3-4.
Note that with this implementation method there is a minimum 
computation time. This is because offset address calculation 
and 1/0 carried out by the MC68000 in parallel with MACDSP 
computation (or in series), is independent of the size 
of FIR filter used i.e. this overhead cannot be eliminated 
by reducing the number of filter taps. The minimum com­
putation time is approximately 6usec, such that all FIR 
filters (using circular buffers) of 24 taps and under, 
execute in this time.
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Consider as an example, the maximum sampling frequency 
for an 128 tap FIR filter. Assuming the use of block 
1/0 (with a block length of 256 samples) which is generally 
more efficient than stream 1/0 on the MAC68, and the use 
of the self-start mode. Then, the MACDSP can be made 
to execute continually except for when data must be moved 
to and from the MACDSP data memory every 256 sample periods 
With this technique, offset address calculation and 1/0 
could occur in parallel with data arithmetic, and a sample 
frequency of approximately l6kHz could be obtained.
NOTE: Circular-buffering and block 1/0 can also be used
with Infinite Impulse Response (HR) filters. Although 
circular-buffering is generally less successful with H R  
computational structures.
3.2.2 Fast Fourier Transform (FFT)
Efficient implementation of the FFT on the MAC68 requires 
the use of straight-line butterfly sequences, such that 
the execution load of the MC68000 and the MACDSP is balan­
ced.
Consider for example a 256-point complex FFT using the 
computational structure outlined in Benchmark 11 (of 
Appendix 1), except with the first three passes of the 
FFT requiring only complex addition and subtraction i.e.
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taking advantage of the need for only purely real or purely 
imaginary coefficients for these three passes. The result­
ant implementation on the MAC68 could have the following 
characteristics : -
(a) MACDSP Program Memory Usage for the FFT.
Four MACDSP program sequences could be used, corres­
ponding to each of the first three passes and a 
fourth sequence for passes 4, 5> 6, 7 and 8. The
program sequences for the first three passes could 
consist each of a straight-line sequence of 8 butter­
flies, each butterfly requiring 14 instructions. 
The fourth MACDSP program sequence also using 8 
butterflies, would use 23 instructions for each 
butterfly. Figure 3-5 shows the MACDSP instructions 
required for the 23 instruction butterfly.
(b) FFT Execution.
For the first 3 passes only two of the offset registers 
would be required. One of these registers would 
hold zero, and the other register would be used 
for indexing complex data points. For the remaining 
passes all four offset registers would be required, 
two for indexing complex data points, one for index­
ing coefficients and the remaining offset register 
for holding zero. With this particular FFT imple­
mentation, the minimum computation time for any 
MACDSP program sequence will be 28usec, therefore 
the self-start mode could easily be used for the 
duration of the FFT computation. Therefore the 
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total number of MACDSP cycles required will be 20,672, 
corresponding to an execution time of 5 -168msec.
3 .2.3 Cross-Correlation
For large size FFTs or cross-correlations it is not possible 
to implement entire computational structures using straight- 
line sequences only. As it is desirable to implement 
these algorithms with continuous MACDSP operation (i.e. 
self-start mode), sequences must be partially expanded 
up to the point where this continuous operation is possible.
For cross-correlation, a novel technique can be used to 
reduce computation time, whereby start addresses for a 
MACDSP sequence do not always point to the first instruc­
tion in a MACDSP sequence, and where a value must be held 
in the MAC accumulator between MACDSP sequence executions.
The computational structure for cross-correlation is given 
as Benchmark II of Appendix I. The proposed MAC68 imple­
mentation has the following features:-
(a) MACDSP Program Memory Usage for Cross-Correlation.
Three MACDSP program sequences can be used, each 
performing straight-forward sum-of-products calcula­
tions. Two of these sequences are used for the 
straight-line calculation of the correlation values 
which require less than 4 (say) product-sums in 
their calculation. The other MACDSP program sequence 
therefore represents the calculation of the sum
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of N-4 products (where N is the number of data words 
in each input vector), the storage of the result 
and the zeroing of the MAC accumulator (at the end 
of the sequence).
(b2 Cross-Correlation Execution.
One of the product sum sequences requires the cal­
culation of offset addresses and of start addresses. 
The first start address used with this sequence 
points to the first instruction, and each subsequent 
start address will be two greater than the old start 
address (i.e. as each product requires two MACDSP 
instructions). The MAC accumulator is zeroed at 
the end of each execution sequence so that the 
following MACDSP execution sequence can start on 
an instruction which multiply-accumulates. All 
four offset registers must be used, two for index­
ing both operands in product calculation, and one 
for indexing the location where the correlation 
value is to be stored (the fourth register holds 
zero). The entire cross-correlation computational 
structure could be executed using the self-start 
mode if N is sufficiently large.
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NOTE: This use of maintaining values in the MAC between
MACDSP sequences is not fully explored for the above ex­
amples, as MAC68 interrupt overheads prevent computational 
structures from being split into several MACDSP sequences 
and efficiently executed separately. In chapter 5» details 
are given on a method for making this 'computational 
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4. APPLICATION OF THE MAC68 SYSTEM TO THE SUB-BAND CODING
OF SPEECH
Speech processing, and in particular speech coding, was 
chosen as a suitable application area for the MAC68 because 
of the current research interest in this area, and because 
the computational capabilities of the MAC68 approximately 
match those required for real-time processing of speech.
Within the range of speech coding schemes [H-3], Sub­
band coding was chosen as the specific application for 
the MAC68, although other schemes could have been used.
The objective of applying a prototype system, in this 
case a Digital Signal Computer System, is to validate 
all system features and to document any weaknesses for 
later replacement or improvement. The Sub-band Coder 
implemented did exercise all MAC68 features therefore 
meeting the objective of the application. Suitable algor­
ithms were firstly developed, then the various implemen­
tation tradeoffs attempted, and finally the best Sub­
band Coder solution for the MAC68 was implemented and 
tested.
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4.1 Sub-Band Coding of Speech
The Sub-band Coding of speech is intended primarily for 
digital transmission at data rates in the region of l6Kb/s, 
which gives an approximate factor of 4 decrease in data 
rate compared with u-law PCM. This data rate reduction 
is obtained by exploiting certain properties of speech 
and hearing mechanisms.
For sub-band coders, each filtered sub-band is coded individ­
ually by a waveform coding process using a sampling rate 
equal to twice the sub-band bandwidth. As sub-bands 
become narrower the quantizing noise in each band becomes 
progressively more masked by the speech signal in each
band --- an effect due to the ear's critical bands [H-3]
Further, because the power in the higher sub-bands is 
primarily from 'unvoiced' excitations, the waveform shape 
in these bands does not have to be specified so accurately, 
consequently fewer bits can be allocated to these bands. 
The waveform coding processes most often used in Sub­
band Coders are Adaptive Pulse Code Modulation (APCM) 
and Adaptive Differential Pulse Code Modulation (ADPCM), 
the latter normally using fixed prediction. The adaptive 
coding further reduces the number of bits required for 
quantization (compared with non-adaptive schemes) by mat­
ching quantitization step-size to signal variance using 
a knowledge of the quantizer slot occupied by the previous 
sample.
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Original Sub-band Coder designs incorporated sub-band 
filters with non-overlapping frequency responses (giving 
a reverberant quality), or overlapping frequency responses 
introducing aliasing errors [C-6]. Some of the current 
Sub-band Coder designs are based on the new technique 
of Quadrature Mirror Filtering (QMF), whereby sub-band 
filter responses are allowed to overlap, but where filter 
properties are such that aliasing errors are minimised. 
This QMF technique is used for the MAC68 Sub-band Coder 
implementation.
Consider now the waveform coding for each sub-band. The 
merit of using fixed prediction for the coding of full- 
band speech(based on long-term sample-to-sample correlation) 
is now well established [C-6, J-1]. For sub-band signals 
this is not the case, as when a large number of sub-bands 
are used (5 say), the drop in power density across any 
one band is relatively small. As sub-bands are in effect, 
translated to low-pass and sampled at their Nyquist rate, 
they appear essentially as flat spectrum signals at the 
low sub-band sampling rates, and therefore have essentially 
no sample-to-sample correlation [C-6]. Therefore Adaptive 
Pulse Code Modulation was chosen, and the assumption was 
made that a sufficient number of sub-bands would be used, 
such that fixed prediction is not necessary.
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To summarise, the proposed Sub-band Coder scheme uses. 
Quadrature Mirror Filtering as the sub-band filtering 
method, and Adaptive Pulse Code Modulation as the waveform 
coding process. A full-duplex Sub-band Coder was developed, 
such that the A/D values feed into the transmit input, 
the Transmit ouput feeds into the Receive input (internal 
to the processors), and the Receive output feeds into 
the D/A. Note that the implementation models this con­
figuration and that no physical Transmit output is obtained.
4.1.1 Quadrature Mirror Filters
Appendix Vlll details the development of the computation 
sturcture for 2-band Quadrature Mirror Filtering. The 
band spliting process can be extended indefinitely to 
produce a tree structure or tree-QMF. Consider for example 
a uniform 8-band tree-QMF structure where each stage of 
the tree uses an identical 2-band QMF (or QMF building 
block). Each of the sub-band frequency responses are 
then given by (Figure 4.1):-
HKw )  = H(w).H(2w).H(4w) (4.1)
H2(w) = H(w).H(2w).H(4w+n) (4.2)
H3(w) = H(w).H(2w+n).H(4w) (4.3)
H4(w) = H(w).H( 2w+ n) .H( 4w- n) (4.4)
H5(w) = H(w+n).H(2w).H(4w) (4.5)
H6 (w ) := H(w+II ) .H( 2w ) .H( 4w+JI ) (4.6)
H7(w) = H(w+n ) .H( 2w+n ).H(4w) (4.7)
H8(w) = H(w+Jl) .H(2w+n) .H(4w+n) (4.8)
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Where H(w) is the low-pass frequency response for the 
prototype 2-band QMF (and H(w +it ) the corresponding high- 
pass frequency response) and w represents normalised 
frequency i.e. wTs. Hn(w) therefore represents the frequency 
response for the nth sub-band. Each product term in the
equations corresponds to one of the stages in the tree 
structure, consider for example H5(w):
H5(w) = H(w+w).H(2w).H(4w).
H(w+ïï) - High-pass path through stage 1.
H(2.vv) - Low-pass path through stage 2. One level of
decimation gives 2w.
H(4w) - Low-pass path through stage 3- Two levels
of decimation gives 4w.
From these equations it is clear that individual sub­
band frequency responses will have unequal slopes, even 
though the QMF principle still holds. Filter slopes can 
be made more equal, by using 2-band QMFs of different 
orders for each of the tree stages, so that the transition 
bandwidths are kept approximately equal. For example 
the filter order could be halved at each stage [G-6].
The tree structure given in Figure 4.1., has an equal 
amount of decomposition for each branch. When the decomp­
osition is unequal, such that some branches extend by 
a greater number of stages than other branches, aliasing 
can only be avoided by replacing the missing band-split 
structures with equivalent non band-spliting structures 
[G-6]. In general therefore, it is desirable to minimise 
the number of non-uniform band splits by as much as possible.
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Two popular QMF methods, based on the tree-QMF computation 
structure, which are used for more than 2-bands are :-
(1) Tree-QMF Implementation.
This is where the tree-QMF computation structure 
is implemented directly.
(2) Parallel-QMF Implementation.
Parallel-QMF structures are derived from the tree- 
QMF structure by using the Impulse Response for 
each of the tree-QMF paths. Impulse Responses are 
reduced in length as far as possible without the 
overall error increasing significantly [G-6], there­
fore reducing the amount of computation.
The computational requirements for the parallel-QMF imple­
mentation are generally less than those for the tree- 
QMF implementation, although coefficient design for the 
former is more complicated. For the MAC68, the tree- 
QMF implementation method was chosen, as coefficients 
for tree-QMF building blocks are readily available, so 
that complete tree-QMF structures can be built up without 
further coefficient design. Further, at the time of the 
application of the MAC68, sufficient data was not available 
on the Parallel-QMF implementation method. NOTE: Parallel
QMF structures require a greater number of coefficients 
than tree-QMF structures, this could restrict their imple­
mentation on the MAC68.
Coefficients for all QMF implementations on the MAC68 
were taken from [J-2].
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4.1.2 Adaptive Pulse Code Modulation (APCM).
Figure 4.2 shows the general form of the APCM algorithm. 
For the robust adaption scheme [G-5], the new step-size 
S(n+1) is chosen by:-
S(n+1) = ( S(n) )^ .M( |l(n)| ) (4.9)
SMlN<S(n + l) < SMAX
where l(n) is the previous code word, and Y is a constant, 
typically 0.98. With Y< 1 error effects decay exponentially 
with time, so that the quantizer is robust in the presence 
of transmission errors. The function M( . ) of the code 
word l(n) is such that if l(n) is an upper magnitude level, 
a value greater than one is used. Conversely for lower 
magnitude levels a value M( . ) less than one is used (see 
Table 4.1). In this way the quantizer adapts to the range 
of the input signal.
Reference [J-1] gives the general form of optimal multiplier 
functions for speech quantization. From these functions 
it can be seen that step-size increases are more rapid 
than step-size decreases. This is because granular errors 
are less ’harmful' than overload errors [J-1]. Multiplier 
values used are given in Table 4.1, these are taken from 
reference [C-6].
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The ratio of SMAX to SMIN in APCM, determines the dynamic 
range of the coder, and the absolute values of SMAX and 
SMIN determine the centre of this dynamic range. The 
ratio used in [C-6] is:
SMAX = 128 (4.10)
SMIN
which gives a useful dynamic range of about 40dB. The 
absolute values of SMAX and SMIN are determined from the 
long term spectrum of speech. Since upper sub-bands have 
lower power densities than lower sub-bands, they must 
use smaller values of SMAX and SMIN.
For the MAC68 implementation of APCM, values of SMIN (and 
therefore also SMAX) for each sub-band were determined 
by firstly assuming a flat power density for each sub­
band and obtaining the approximate mean value. Pi (for 
the ith sub-band). The long-term variance for the ith 
sub-band is then proportional to PiFi, where Fi is the 
sub-band bandwidth, therefore the values of SMIN can be 
obtained using the relation [C-6]:
SMIN (band i) ^  /(PiFi/PjFj ) ' (4.11
SMIN (band j) ^
See section 4.3.1 for the design of the final SMAX and 
SMIN parameters.
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The following minimisations were applied to the above 
basic APCM algorithms to ease the MAC68 implementations:
(1) Use of Y=l.
Using Y=1 makes the APCM implementation non-robust, 
which in these circumstances was acceptable in that 
no actual data transmission was required. In using
Y=1 the implementation is simplified, (although
the computation time not necessarily reduced) as 
the need for the exponent part of the algorithm
is eliminated, so that a straight-forward division 
can be used to replace the look-up tables that are 
normally used [C-10].
(2) Reduced Computation.
Common sections of the APCM encoder and decoder 
for each band were combined to produce the reduced
computation structure shown in Figure 4.3. This 
relegates the APCM implementation to a real-time 
simulation, although this is sufficient to give 
the full effects of adaptive coding.
NOTE:
A m c 68000' implementation of this final APCM computation 
structure was tested using computer generated samples. 
This was done to ensure that the program logic was 
correct prior to the incorporation of the algorithm 
into a complete Sub-band Coder.
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4.2 Implementation Tradeoffs on the MAC68 System
Given the tree-QMF and APCM computation structures pre­
sented in Section 4.1, the various tradeoffs available 
in implementing these structures on the MAC68 can be dis­
cussed. The ultimate objective of these discussions is 
to find the best possible Sub-band Coder for the available 
hardware, suitable figures of merit being the number of 
bands used, and the number of taps used in tree-QMF build­
ing block(s).
Consider firstly the two most fundamental methods for 
implementing tree-QMFs on the MAC68:
(1) A single expanded (non-repeated) MACDSP sequence 
for the complete tree-QMF.
(2) The repeated execution of MACDSP sequences which
represent the tree-QMF building blocks.
Initial studies showed that because of MACDSP program
memory limitations, large tree-QMF structures could not 
be implemented using method (1). For example, one of 
the largest structures possible with (1) would be:
4 bands: Stage 1 --- 64 taps for each building block.
Stage 2 --- 32 taps for each building block.
using circular-buffering (see Chapter 3) and a uniform 
band split.
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Estimates showed that larger structures could be implemented 
for method (2), consequently this method was adopted. 
Method (2) is now further sub-divided into two basic sub­
methods; self-start and non self-start. In using non 
self-start it was felt that the full potential of the 
MACDSP would be under-utilised, and that it would not 
allow the full evaluation of all MAC68 features. Consequent­
ly, of the tree-QMF implementation methods studied, the 
repeated execution of MACDSP sequences utilising the self­
start mechanism seems most suitable.
As discussed in chapter 3, there are not insubstantial 
overheads associated with each interrupt. These overheads 
can be minimised by combining the Transmit and Receive 
MACDSP sequences for the tree-QMF building block(s) into 
a single MACDSP sequence, therefore reducing the number 
of MACDSP interrupts by approximately a factor of 2.
The immediate consequences of this, is that buffering 
is now required between the three sections. Transmit QMF,
APCM and Receive QMF. Further, because there is an in­
sufficient number of offset registers to allow the outputs 
of each QMF sequence execution to be loaded into the 
relevant input locations of subsequent QMF sequence executions, 
an additional MACDSP sequence is required, a Data move 
sequence. This Data move sequence effectively implements 
an ,8-sample period delay between each stage in the tree- 
QMFs.
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The Data move sequence is used to ensure that the path 
delay for all samples along the tree branches, is identical. 
In general, the use of buffering in the above ways increases 
the overall input-output delay for the complete Sub-band 
Coder, although these delays would be acceptable in most 
full-duplex communication systems [B-11]. It should be 
pointed out that the delays in a Sub-band Coder are quite 
conveniently implemented because of the straight-forward 
cascading of QMF and APCM blocks, for other applications 
this might not be the case, and buffer movement overheads 
or overall delays could be excessive.
A further simplification is now added to the above, this 
is to use a single tree-QMF building block for all parts 
of the QMFs. This means that the equal transition band­
width rule mentioned in Section 4.1 is not used, and that 
equations 4.1-4.8 are now applicable. This simplification 
is used so that the timing of concurrent processes is 
more straight-forward, a necessity introduced by the timing 
problem discussed in chapter 3-
The final form of the tree-QMFs which minimises the number 
of MACDSP interrupts, and efficiently utilises all MAC68 
features, can now be described:-
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(1) A single tree-QMF building block (MACDSP sequence) 
consisting of the Transmit and Receive sections 
of a 2-band QMF. We shall call this MACDSP sequence 
the TQMF-BB (tree-QMF building block). See Figure 
Vlll.l for the relevant computation structure.
(2) Repeated execution of this tree-QMF building block
using self-start. The input values for each TQMF-
BB are taken from an input-output table held in
MACDSP data RAM, and output values for each TQMF-
BB are stored in the same table. An offset register
is loaded up for each TQMF-BB to point to the relevant 
position in this table.
(3) Execution of a Data Move sequence by the MACDSP
once tree-QMF computation has taken place, imple­
menting the inter-stage movement of data for the 
tree-QMFs.
Having got to this stage, some basic issues relating to 
overall Sub-band Coder implementation are still left un­
resolved. These issues primarily concern the use of circular 
buffering for the QMFs and how this affects the implementation 
of APCM on the MAC68. Figures 4.4 and 4.5 give the fraction 
of total available computation time used for MACDSP sequence 
executions (not including MC68000 processing times), for 
the above chosen tree-QMF form, with and without the use 
of circular-buffering. Values are plotted for variation 
of: -
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Number of sub-bands used.
Number of taps used in the TQMF-BB.
These graphs are for implementations which meet MACDSP 
data and program memory limitations. Note that circular- 
buff er implementations are data memory limited, and non 
circular-buffer implementations are computation time limited, 
This is because the TQMF-BB for the circular-buffer case 
uses half the number of instructions of the TQMF-BB for
the non circular-buffer case, but, at the same time uses 
twice the number of data memory locations.
NOTE:
It is possible to implement the circular-buffer method 
on the MAC68 without doubling MACDSP data memory require­
ments, by using three different start addresses for a 
single QMF sequence. But this then requires three MACDSP 
interrupts with all the associated timing problems. See 
chapter 5 for details of this method applied to an enhanced 
MAC68 system.
The issues involved are fundamental'to the MAC68 concept, 
and a more detailed comparison of the implementation of 
the two methods, circular and non circular-buffering,
does in fact highlight the different ways concurrent
processes can be used in the MAC68. This comparison can
now be carried out.
Trial implementation of all the tree-QMF methodologies 
have been successfully carried out.
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4.2.1 Circular-Buffering
The first observation to make for this method concerns 
the complexity involved in calculating offet addresses. 
The implementation of circular-buffering for a multi-stage 
tree-QMF is complicated by the fact that the circular 
buffers for each tree stage are 'circulating' at different 
rates. As for example for an 8band/3stage tree-QMF structure, 
the first stage TQMF-BB is executed 4 times, the second 
stage TQMF-BB 2 times etc., so that the same circular- 
buff er parameters cannot be used for all TQMF-BBs executed.
A result of this is that TQMF-BBs should be executed 
sequential with the APCM routines, as opposed to allowing 
APCM to be executed as a background task which is active 
when the MC68000 is not servicing the MACDSP or the l/O.
Concurrent processes would be set up such that the main 
MACDSP driving routine would be on priority level 1, and 
this routine would loop (once the MACDSP had been started) 
until a flag is set by the MACDSP ISR indicating that 
the MACDSP had terminated. This process would execute 
the tree-QMF and APCM routines concurrently with I/O, which 
would be serviced by the I/O ISR on the highest priority 
level. Overall process synchronisation would be provided 
by an I/O ISR every complete program period, this I/O ISR 
would also carry out the buffer movement between the various 
Sub-band Coder components. Note that the MACDSP çannot 
be active while this inter-processor buffer movement is 
in progress.
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APCM execution times could be minimised by grouping the 
arithmetic from the APCM for each of the bands used, and 
executing it as a single MACDSP sequence.
Consider now the size of tree-QMF that could be implemented 
with this method. Firstly, to maintain self-start the 
TQMF-BB would have to use at least 48 taps (double this 
for Transmit and Receive sections) i.e. the MACDSP execution 
time must balance the offset address calculation, interrupt 
and I/O ISR times to avoid timing problems. Using Figure 
4.4 it can be seen that the best choice is then 5 bands/48 
taps, using 52% of the total available execution time. 
The APCM and Buffer movement routines can then easily 
execute in the remaining 48% of total computation time. 
MACDSP data memory limitations prevent 6 or more bands 
being used with a 48 tap TQMF-BB.
The circular buffer method would utilise all four of the 
offset registers, using one for containing zero, another 
for the input - output table and the remaining two for 
data offsets (i.e. containing circular-buffer addresses).
Figure 4.6 illustrates the execution of processes other 
than the I/O ISR process.
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4.2.2 Non-Circular Buffering
A completely different approach is adopted here, whereby 
the TQMF-BB uses MACDSP instructions to implement the
sample delay operations i.e. physical and not logical 
data moves. The MACDSP servicing required to execute
complete tree-QMFs with this method is much simpler than 
for the circular-buffer case, consequently the spare MC68000 
execution time created, can be used for the APCM routines 
i.e. the APCM can be executed concurrently with the tree- 
QMF routines, with all APCM processing being carried out
by the MC68000.
Concurrent processes would be arranged so that the priority 
level 1 routine carries out the APCM processing, while 
the MACDSP ISR on priority level 2 would be used for servicing 
the MACDSP. This method of using concurrent processes
is clearly quite different to that proposed for the circular 
buffer case, and at this stage there is no obvious preference.
From Figure 4.5 the most likely candidate for implementation 
would be the 7bands/32tap case which uses 82% of the total 
available execution time. The remaining 18% would be
allocated for the I/O ISR which synchronises the concurrent 
activities and carries out buffer movement (during which 
period the MACDSP cannot be active). It should be pointed 
out , that the timing problem is worse here than for the 
circular-buffer case, because of the use of slow MC68000
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instructions such as DIV in the APCM. The TQMF-BB execution 
time must therefore be even greater if this problem is 
to be avoided i.e. a 32 tap TQMF-BB for the non-circular 
case takes one and a half times longer to execute than 
a 48 tap TQMF-BB for circular buffering.
Because the APCM execution time on the MC68000 is of the 
order of 90usec, to repeat this 7 times (for the 7 bands) 
would take approximately 630usec i.e. 63% of the total 
available execution time. As 20 interrupts each of 8usec
are required, plus the MACDSP ISR executions, it would 
be safer to repeat the APCM routine only 6 times (using 
the same tree-QMF structure) and eliminate processing of 
speech in the 3~4KHz band, thus saving a valuable 90usec 
of m c 68000 computation time.
Figure 4.7 illustrates the interaction of all processes 
except the I/O ISR process.
4.3 A l6Kb/s 6-Band Sub-Band Coder
The non circular-buffer method of section 4.2.2 was chosen 
for the final implementation strictly on the basis of the 
greater number of sub-bands possible (there was not sufficient 
time to implement both methods). A data rate of l6Kb/s 
was used as opposed to a lower data rate, as this seemed 
most' suitable for good quality speech considering the sophist­
ication of the Sub-band Coder [C-9,H-3]. With more bands/taps 
lower data rates could be considered.
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The complete Sub-band Coder configuration is illustrated 
in Figure 4.8. Table 4.2 lists the coefficients used for 
the 32tap FIR QMF structure (taken from 32C of [J-2] ) .
NOTE:
Chapter 5 discusses hardware and software improvements 
to the MAC68 system, whereby a method more similar to that 
of section 4.2.1 would be preferable.
4 .3.1 APCM Parameters
Now that the final Sub-band Coder computation structure 
is decided on, there remains the task of determining APCM 
parameters for this structure.
The bit allocation for the sub-bands is similar to that 
given in [C-9], and is :-
BANDl (0.0-0.5KHz): 4 bits.
BAND2 (0 .5-l.OKHz): 3 bits.
BAND3 (1.0-1.5KHz): 3 bits.
BAND4 (I.5-2 .OKHZ): 2 bits.
BAND5 (2.0-2.5KHz): 2 bits.
BAND6 (2.5-3.0KHz ): 2 bits.
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Minimum and maximum step sizes for each band were derived 
using, equatins 4.10 and 4.11, the long term speech spectrum 
given in reference [C-6], and the assumption that SMAX 
for bandl is 0.125- This value for SMAX (band 1) is obtained 
by allowing a maximum input value of 1.0 for bandl APCM, 
so that overflow is prevented for this band and for the 
other bands. The initial value of step-size was arbitrarily 
set to 0.05 for all bands.
Table 4.3 gives the scale factors derived from the speech 
spectra in reference [C-6]. These factors are used instead 
of Pi and Pj in equation 4.11 (as all sub-bands are equal).
4 .3.2 Control of Concurrent Processes
To minimise the overheads involved in switching between 
concurrent processes in the MC68000, contents of general- 
purpose registers are not stored/restored for interrupts. 
This is made possible by maintaining fixed address constants 
in the MC68000 address registers, and by sharing the MC68000 
data registers between the different concurrent processes. 
Real-time execution is initialised by jumping to an initiali­
sation routine which sets up the address constants, clears 
the I/o loop count and starts the I/O counter.
The following sections summarise details of the functions 
carried out by the Interrupt Service Routines and by the 
main routine. Figures 4.9 and 4.10 give flow diagrams 
for the initialisation and ’normal’ execution of the con­
current processes for the Sub-band Coder.
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4.3-2.1 Input-Output Interrupt Service Routine Functions
On every I/O interrupt, a value is fetched from the A/D
and converted from bipolar to 2's complement format and
then loaded into the I/O input buffer. Also, a 2 ’s comple­
ment value is taken from the I/O output buffer converted 
to bipolar format and loaded into the D/A.
On every eighth I/O interrupt the I/O ISR initiates a complete 
Sub-band Coder program cycle. Other than handling Analog 
1/0 this initialisation involves:-
( 1 ) Moving data from the I/O input buffer into the TQMF- 
BB input-output table, and from the TQMF-BB input- 
output table to the I/O output buffer.
(2) Moving data from the TQMF-BB input-output table to
the APCM input buffer, and from the APCM output buffer
to the TQMF-BB input-output table.
(3) Setting a flag to enable APCM execution.
(4) Initiating the first MACDSP sequence executions.
4.3-2.2 MACDSP Interrupt Service Routine
The MACDSP ISR is used 12 times throughout the entire Sub­
band Coder program sequence, this corresponds to:-
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stage 1 -- 4 MACDSP ISRs
Stage 2 -- 4 MACDSP ISRs
Stage 3 -- 3 MACDSP ISRs
Data Move —  1 MACDSP ISR
The Data Move sequence is the last MACDSP sequence to be 
executed, and requires a new MACDSP start address to be 
loaded into the MACDSP by the eleventh MACDSP ISR (the 
twelfth MACDSP ISR executes RTE only). Note that because 
the Data Move sequence is the last to be executed, the 
self-start timing problems do not apply to it.
The TQMF-BB input-output table is a continuous area of 
MACDSP data RAM. As the TQMF-BB is executed 11 times, 
the input-output table consists of 88 locations i.e. 4 
inputs and outputs for the Transmit and Receive parts of 
the TQMF-BB. Three of the offset registers are used, one 
for holding zero, one for the input-output table and the 
third for pointing to data areas. Delay variable data 
is organised so that only the one data offset is required 
for pointing to delay variable data areas. All offset 
addresses were pre-calculated to save computation time.
The following fragments from the MACDSP program for the 
TQMF-BB illustrate how values are moved from the input- 




OFFSET REGISTER 2= DATA OFFSET
OFFSET REGISTER 3= INPUT-OUTPUT TABLE OFFSET
0,0.0 ; DATA LOCATION CORRESPONDING TO TAPI OF THE 
UPPER TX.
16,0.0 ; DATA LOCATION CORRESPONDING TO TAPI OF THE 
; LOWER TX.
900.0.0 ; LOCATION IN IN-OUT TABLE.
901.0.0 ; LOCATION IN IN-OUT TABLE.
1016,1.0 ; CONSTANT +1.0
SO
X3D,900 ; LOAD INPUT VALUE FOR UPPER BRANCH INTO X,
Y1M,1016 ; PUT THIS VALUE INTO THE ACCUMULATOR.
X3M,901 ; LOAD INPUT VALUE FOR LOWER BRANCH INTO X,
P2D,0 ; STORE (900) TO UPPER BRANCH.
P2D,16 ; STORE (901) TO LOWER BRANCH.
.E
4.3.2.3 APCM Routines
Three separate APCM routines are used, corresponding to 
each of the different numbers of bits quantization used. 
Using different routines minimises the need for indexing, 
therefore reducing computation times further.
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Once the APCM routines have been executed for all 6 bands, 
processing on this priority level cannot continue until 
the I/O ISR has set the relevant enabling flag.
4 .3.3 Results
With all the above Sub-band Coder components executing, 
experimental results were obtained. These took the form 
of: -
(1) Plots of sub-band frequency responses. Figure 4.11
illustrates the experimental configuration, as well 
as the points in the Sub-band Coder diagram from 
which plots are taken. Figures 4.12 and 4.13 compare 
experimental and theoretical results for Band 3 
(1-1.5kHz) and Band 5 (2-2.5kHz). The transition
band for Band 5 does not exceed 500Hz, therefore
because this is the widest transition band for all 
the sub-bands (being equal to that for band 4), the 
amount ' of aliasing caused by sub-band overlap is 
minimal. The noise level was found to be approximately 
45dB down on the pass-band level. As this figure
is worse than that anticipated for quantization effects 
alone, other noise effects such as digital crosstalk 
and ground noise must have increased the overall
noise significantly.
The comparison between theoretical and experimental 
values is sufficiently close to verify the band- 
spliting function.
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(2) A recording of l6Kb/s sub-band coded speech was made, 
and compared with l6Kb/s Continuous Variable Slope 
Delta modulated (CVSD) speech. The quality of the 
sub-band coded speech appeared to be good, and compared 
favourably with the CVSD speech, although no formal 
subjective tests were carried out.
Female speech appeared less intelligible than male 
speech for the sub-band coded speech, this is possibly 
because of the lack of coding in the 3“4kHz bands. 
This could be partially overcome by the transmission 
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5. ENHANCEMENT OF THE MAC68 SYSTEM
This chapter is devoted to the documentation of potential 
enhancements to the present MAC68 system. These enhancements 
would include the use of more advanced technologies as 
well as the use of a High-level language facility. This 
new system would therefore be faster as well as easier 
to program.
To justify the development of this new system, it is necessary 
to evaluate the present MAC68 system. Figures 5-1 and
5.2 compare the DSP performance of the MAC68 compared with 
other commercially available Digital Signal Computers, 
and Table 5*1 summarises MAC68 performance figures. As 
can be seen, the MAC68 approximately matches the Digital 
Filtering capabiity of DSP micros, and exceeds their FFT 
capability. These figures do not take into account Analog 
I/O where the MAC68 has a clear advantage, being able to 
execute arithmetic in parallel with complicated I/O tasks.
The MAC68 implementation of the Sub-band Coder compares 
favourably with the only other reported Sub-band Coder 
implementation using a tree-QMF structure. This other 
implementation uses two BELL DSP single-chip micros [C-7] 
The BELL version requires the adaption of the overall Sub­
band Coder task into a stream-processing form to reduce 
overall computation time, but use of this method may not 
be possible for larger block processing tasks (where I/O 
block management could become a bottleneck).
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In general, it can be said that General-purpose tasks (for 
example address calculation and input-output) can be a 
bottleneck for DSP micros, and that ’pure' DSP tasks (for 
example arithmetic for digital filtering) can be a bottle­
neck for General-purpose micros. The MAC68 avoids these 
bottlenecks by combining General-purpose and DSP capabilities 
into a single balanced system. Consequently, the MAC68 
should be suitable for a greater range of processing tasks 
than DSP micros or GP micros used alone. This provides 
the justification for continued investigations.
Having established the merit of the MAC68 architecture, 
ways of enhancing the present system can be sought. It 
is thought that the following major enhancements could 
be made to the MAC68:-
(1) Use of VLSI Technology.
Compaction of the current MAC68 onto a single circuit 
board (excluding Analog I/O) featuring a single­
chip VLSI version of the MACDSP and a 12MHz MC68000.
(2) High-level Language.
Introduction of a High-level Language facility, such 
that code for both processors is automatically generated 
and linked. A mechanism must be used so that inter- 
processor communication is easily handled at a high- 
level .
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Such an enhanced MAC68 system could be used in areas such 
as radar, sonar, telecommunications, speech processing, 
image processing etc.
NOTE:
This enhanced MAC68 processing unit would form a good building 
block for Modular Multi-processor (MM) systems (i.e. Multi- 
MAC68), although further discussion on this topic is beyond 
the scope of this current work.
The remainder of this chapter discusses the key features 
of the proposed enhanced system in more detail. In section 
5-1 hardware enhancements are described. In section 5-2 
the enhanced hardware model is used to base suggestions 
for High-level Language representations. Finally, in section
5.3 a full implementation example is given.
5.1 Hardware
Undoubtedly the greatest problem encountered in using the 
MAC68 system, concerned the 'timing' problem associated 
with the effective loss of a MACDSP interrupt signal when 
in the self-start mode. A general solution to this problem 
is now presented.
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Consider a mechanism (in hardware or software), whereby 
a state variable, V, is used in the following ways :-
(1) V=0 on system start-up.
(2) A start pulse is only sent to the MACDSP when V<2,
in which case V is incremented and then the start 
pulse sent.
(3) Each time a MACDSP sequence terminates V is decremented.
(4) MACDSP memory is only accessed by the MC68000 when
V=0.
Therefore
V=0 --- MACDSP is inactive.
V=1 --- MACDSP is active, and the start buffer is
not set.
V=2 --- MACDSP is active, and the start buffer is
set.
Clearly, using this mechanism the self-start problem can 
be completely avoided. Figure 5-3 illustrates this with
an example. The most efficient way to implement this mechanism 
is to put it into hardware, combining this hardware with
other, MACDSP features. This hardware would use two MC68000 
addressable 1 bit flags as part of the MACDSP:-
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FI Access MACDSP memory.
F2 Send start pulse.
These flags would be read by the MC68000 prior to carrying 
out the named activities. A programming discipline would 
have to be enforced such that offset addresses, start addresses 
and start pulses are only sent when F2 has been set by 
the MACDSP control logic, and, the MACDSP memory is only 
accessed when FI has been set by the MACDSP control logic.
An important point left unresolved concerns the use of 
the MACDSP interrupt. Using the described mechanism, the 
m c 68000 could enter a background task while it is waiting 
for the MACDSP to interrupt, in which case the MACDSP ISR 
would switch the MC68000 back to MACDSP servicing, such 
that processing continues as before entering the background 
task. The alternative would be to have the MC68000 looping, 
continually testing FI and F2 until processing can continue, 
this scheme would not require a MACDSP interrupt. Note 
that these alternatives correspond very closely to the 
two methods discussed in sections 4.2.1 and 4.2.2. The 
choice between these methods is determined primarily by 
ease of programming as both have their own individual merits, 
consequently the final decision is deferred until Section 
5.2.
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The current MAC68 system consists of several boards of 
logic, some of which is incorporated in the SAGE II micro­
computer system, this is clearly undesirable for any future 
system. Further, some hardware inefficiencies have been 
allowed to creep into the MAC68 design to ease development, 
as evaluation of major architectural features was considered 
to be of greater importance than the development of an 
optimal hardware design. In view of the experience gained 
with the MAC68 system a more powerful, and more compact 
version can be put forward, this version would fit onto 
a single circuit board (using approximately 20-25 ICs) , 
and would feature architectural enhancements (such as the 
one described above) and more advanced technology. The 
following summarises the major hardware changes to the 
MAC68 system.
5 .1.1 MC68000 Sub-System Enhancements
The replacement of the currently used 8MHz MC68000 with 
a 12MHz MC68000 would be a necessary improvement. To ensure 
that the 12MHz MC68000 runs without using Wait' states, 
a small amount of fast static RAM would have to be used 
i.e. less than 32Kbytes. Note that if less than 64Kbytes 
of memory is used then the absolute long addressing mode 
would never be used, such that only the faster absolute 
short addressing mode would be needed for absolute address­
ing. Other additional features would include a TEST ROM 
for system checks, I/O setup, variable initialisation and 
test routines (to support high-level debugging). Also, 
an RS232 interface to a host system would be required for 
downloading compiled programs, address tables, coefficients 
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Due to the varied analog I/O requirements of different 
applications, the analog I/O interfaces to the MAC68 would 
have to be separate from the main MAC68 system features.
5 .1.2 MACDSP Enhancements
The most important architectural enhancement to the MACDSP 
would be the incorporation of hardware to handle the above 
inter-processor communication mechanism. This could easily 
be implemented using a 2-bit up/down counter, flip-flops 
and random logic.
Another architectural change would involve the MACDSP 
instruction format and decoding. Observation of MACDSP 
activities shows that certain combinations of control bits 
will never be used, for example, loading the X register 
on the same cycle as storing the MAC output to data RAM. 
Therefore some of the MACDSP control bits can be encoded, 
with decoding being carried out as part of the instruction 
processing cycle. Four of the present control bits could 
be replaced by two instruction bits. Cl and C2, where:
Cl C2
0 0 STORE MAC OUTPUT.
0 1 LOAD Y REGISTER.
1 0 LOAD X REGISTER.
1 1 LOAD X AND Y REGISTER
VALUE.
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Note the introduction of the new command, which would allow 
squaring operations to be performed (this is also possible 
on the current MACDSP, although it is not supported by 
the MACDSP Assembler). Another enhancement would be to 
eliminate the MAC instruction bit for clocking the MAC 
accumulator. Instead, the MAC accumulator instruction 
bits could be decoded, such that when an arithmetic operation 
is indicated, the MAC accumulator is clocked on the following 
cycle. These instruction changes concern the reduction 
of the instruction size. By doubling the number of offset 
registers to 8 there would be greater flexibility for app­
lications such as non in-place FFTs, this though would 
require an additional offset register select bit.
The total number of MACDSP instruction bits would now be 
20, a reduction of 4 bits over the current MACDSP. The 
additional delay created by the need for instruction decoding 
should not affect pipeline timing.
The following briefly discusses the possible features of 
a VLSI version of a MACDSP incorporating the above architect­
ural changes:-
Technology: 2 micro CMOS.
Chip layout: Multiplier and RAM implemented as
separate 'macro' blocks, all other 
functions implemented using rows 
of standard cells (using normal semi­
custom formats).
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RAM: 2K*20 Program memory.
2K*16 Data memory.
Instruction cycle time: approximately 150nsec.
Interface: Approximately 40 pins, interfacing
directly to a 12MHz MC68000.
Note that a chip based on the MACDSP architecture could
have more memory than a chip based on a DSP micro architect­
ure (assuming the same technology for both) -- as the latter
includes more functions. Having more memory on chip will 
increase the performance of the MACDSP relative to DSP 
micros for applications such as large FFTs.
5.2 High-Level Language Facility
The primary motivations for developing a High-level language 
facility, are as follows:
(1) The enforcement of a programming discipline for handling 
concurrent processes, and a general requirement for 
manipulating processes at an abstract level so as
to increase the possibilities of finding efficient
program combinations.
(2) The need to develop straight-line sequences for the
MACDSP.
(3) The requirement for linking MAC68 programs to a host 
system (via an RS232 link), such that offset addresses 
and coefficients can easily be generated and linked 
to MAC68 variable/constant declarations.
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(4) To support testing at a more abstract level, in 
particular the co-ordination of debugging on both 
the MC68000 and the MACDSP.
The main drawback in using a High-level language, is that 
hardware performance can be 'diluted* using compiled code 
as it is generally less optimal than 'hand-code'. It is 
thought that this inefficiency could be tolerated in view 
of the advantages gained.
Before discussing details of the proposed High-level language, 
a brief look into some fundamental issues is required. 
Firstly, the level of abstraction necessary to represent 
MAC68 programs must be decided on. Figure 5.4 illustrates 
fundamental levels of abstraction, with the highest level 
being represented by application languages, which can theoret­
ically map down to most of the lower system languages. 
Many application languages are based on a functional approach 
which is completely independent of the underlying hardware. 
This is unlike systems languages, the structure of which 
reflect the underlying architectural characteristics, such 
as the sequential execution model of Von Neumann machines 
[B-7]. Application languages for DSP include SIPROL 
[G-7] and SRL [K-1], as well as some data flow languages 
[D-3].
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The following ideas are concerned with the specification 
of a system language specifically for the MAC68. This 
particular language facility would be unsuitable for represent­
ing programs for other Digital Signal Computers. The level 
of abstraction possible with such a language will be just 
sufficient to ensure that no hand-coding is required. 
Also no application orientated language features will be 
suggested.
The first point to resolve concerns the representation 
of 1VLAC68 concurrent processes. It is thought that because 
of the limited levels of concurrency used on the MAC68, 
and the complexities involved in implementing any of the 
currently popular concurrent programming models (see reference 
[A-3] for a general survey), the explicit high-level rep­
resentation of concurrent processes on the MAC68 is not 
justifiable. Therefore, the use of background tasks (and 
also the use of the MACDSP interrupt) is not considered 
further, and all concurrency is made transparent to the 
programmer.
The following discussion is informal and represents an 
approximation to any solution which would actually be imple­
mented .
A sub-set of the High-level language OCCAM was chosen to 
form the core of the proposed MAC68 language. OCCAM was 
chosen because it is a simple High-level . language which 
has suitable arithmetic and control representation. Consider 
for example the following description of FFT bit reversal:-
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-- 32 POINT FFT, WITH x AS THE VARIABLE TO BE BIT REVERSED AND 
—  sum AS THE BIT REVERSED RESULT.




sum:=0 —  INITIALISE SUM.
SEQ i=[0 FOR M] -- REPEAT NEXT LINE M TIMES.
sum: =sum+( ( (x>>(Mminl-i ) )/\l )<<i ) — '»' AND '<<’ ARE
--SHIFT OPS. '/\' IS A 
--LOGICAL AND OPERATION
A further reason for using OCCAM, is that the MAC68 concept 
could be extended to multiple-MAC68s, in which case the 
transition in software terms would be less traumatic.
In these circumstances the full range of OCCAM constructs 
would then be used. The rest of this chapter is concerned 
only with the single MAC68 case.
MAC68 programs are represented by two sections, corres­
ponding to each of the processors, where MACDSP sequences 
are called up from the main OCCAM text. The following 
details each of these separate textual sections, as well 
as looking very briefly at program testing.
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5-2.1 MACDSP Program Representations
Figure 5-5 gives the syntactic definition for the MACDSP 
program representations. This definition does not include 
MACROS or COMMENTS, although both of these would be used 
in textual descriptions. This is because prior to com­
pilation MACROS would be expanded and comments removed. 
The following discusses informal semantics for the possible 
high-level MACDSP program representations.
Declarations are used for allocating MACDSP data memory 
locations, the scope of these declarations covering the 
complete MACDSP program. Only two types are allowed, 
DATA and COEFF, corresponding to data variables and con­
stants/coefficients respectively. Vectors are the only 
allowed form of data structure. Locations may be initial­
ised using the INITIAL construct.
The main part of MACDSP programs are encapsulated in 
MODULES. MODULE names are referenced by OCCAM calling 
programs, this referencing being used for accessing MACDSP 
locations and program sequences. For example, the IN 
and OUT sections allow MACDSP memory locations to be linked 
to OCCAM calling programs, which would reference a specific 
MODULE name encapsulating these sections. Note’ that part 
of a vector can be linked if required. Consider the . 
following example for a MODULE heading:
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MODULE name (IN datai[G..2], data2; OUT datai[G..2] ) ;
END;
where, OCCAM values would be loaded into the pre­
declared locations referred to by the IN section, 
and MACDSP values fetched from the pre-declared 
locations referred to by the OUT section. Note 
that MACDSP fetches by the OCCAM calling program 
would be carried out before MACDSP loads.
MODULES can be composed of zero or more SEQUENCES, each 
SEQUENCE being referenced firstly by the name of the MODULE 
it is contained in, and secondly by a sequence number. 
Each SEQUENCE on final textual expansion contains a single 
sequence of pseudo-instructions, all of which make explicit 
reference to the MAC accumulator. Consider now the semantics 
of these pseudo-instructions in more detail.
All identifiers used must refer to pre-declared locations, 
and a specialised kind of indexing, whereby offset registers 
are addressed explicitly, can be used. The following 
details some pseudo instruction examples, for which '(..)' 
means 'contents of :
5-14
( data[ $3+10 ] ); --LOAD (data.base + 10+(off.reg3))
INTO THE ACCUMULATOR.
datai[$l+2+20]*coeff[$3+1-15]+;
--ADD THE ACCUMULATOR TO THE PRODUCT OF 
--(datai.base+22+(off.regl)) AND 
--(coeff.base-l4+(off.reg3 ) ) •
result[10]:=*A* --STORE THE ACCUMULATOR CONTENTS
--TO LOCATION (result+10).
A novel feature of this proposed language implementation, 
is the ability to start SEQUENCE executions at any labelled 
pseudo instruction, with execution terminating at the 
last MACDSP instruction in a compiled SEQUENCE. This 
could be carried out by using a label table for every 
SEQUENCE in a MACDSP program, such that an OCCAM calling 
program would then reference a particular start address 
using:
(i ) MODULE name.
(ii) SEQUENCE number.
(iii) LABEL number.
Note that offset register values loaded into the MACDSP 
as part of an OCCAM call, would then be used in the spec­
ified SEQUENCE or SEQUENCE part. This facility is partic­
ularly useful for circular-buffering and correlation al­
gorithms .
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One further feature not mentioned, is the use of a REPEAT 
construct. This allows pseudo-instruction sequences to 
be replicatd, but with different offset address values. 
This construct therefore provides a macro facility as 
part of the language definition. Dummy variables for 
this construct are used in the following way:-
REPEAT i(1,3,2); --(START,REPITIONS,STEP) 






By combining MACRO and REPEAT facilities, large straight- 
line sequences can be generated from concise descriptions.
The mapping from pseudo-instructions to MACDSP instruct­
ions is not one-to-one, consequently compiler generated 
MACDSP instruction sequences must be optimised. Simple 
code optimisation techniques could be used for removing 
redundant register loads, eliminating no-operation instruct­
ions (inserted by the compiler because of the pipeline 
delay), as well as more complicated code optimisers for 
analysing variable usage [A-4]. Consider the following 












y:=*A* N1D,0 = X1D.105
P1D,102 = P1D,102
(g*h)-; X1D,105 = Y1S,106
Y1S,106 = NEXT INSTRUCTION.
where c,d,y,e,f,g,h are locations 100,101,102,103,104,105,106 
respectively, and location 0 contains +1.0.
Code optimisers used must ensure that labelled pseudo 
instructions are correctly mapped into labelled MACDSP 
instructions, and that execution started at any labelled 
instruction conforms to the original semantics (this is 
a pre-requisite of any code optimiser). Also optimisation 
should be applied after program testing (see Section 5-2.3), 
so that pseudo instruction operations can be isolated.
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5-2.2 OCCAM Calling Program Representations
Some parts of the OCCAM definition that would not be in­
cluded for calling program representations are, input/ 
output processes, channels, parallel/alternative processes 
and character constants. The sub-set would then be adapted 
to accommodate the various system interfaces required 
for the MAC68. The following details the major additions 
to the sub-set:
(a) MACDSP Interface.
Specialised statements would be required for accessing 
MACDSP memory and controlling MACDSP execution. 
These statements could be indicated with so that
MACDSP access statements could have the form:-
*ACCESS module.name (IN datai, OUT data2)
This statement could link to the corresponding 
MODULE input/output statements in the MACDSP program 
representation. Statements for controlling MACDSP 
execution would be more complicated, for example:
*module.name [seq.numb,label.numb]
($1 :=expression,$2 : = ...)
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where a MACDSP sequence would be addressed as des­
cribed in section 5-2.1 and offset register values 
to be used in the addressed MACDSP sequences would 
be calculated using normal compiled OCCAM expressions 
prior to their being loaded into the relevant offset 
registers (’$ ’ being used to indicate offset register 
numbers for both OCCAM and MACDSP representations ).
These special-purpose statements would ensure that 
m c 68000 to MACDSP communication conventions are
adhered to. When calling MACDSP sequences, the
following m c 68000 assembler sequence could be used:
LOOP: TST F2
BEQ LOOP ; WAIT FOR F2=l.
MOVE VALUEl,OFF.REGI ; LOAD OFFSET REG. 1
MOVE VALUE2,0FF.REG2 ; LOAD OFFSET REG. 2
MOVE VALUE3,ST.ADDR ; LOAD START ADDRESS 
MOVE START ; SEND START PULSE.
A similar convention would be used for ACCESS state­
ments except execution would wait on the FI flag.
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(b) I/O Statements.
Specialised statements would also be needed for 
handling I/O interfaces. For example the scope 
of an I/O statement could determine which sections 
of an OCCAM program are to be executed concurrently 
with I/O processing, and real-time execution could 
then continue as for an OCCAM WHILE TRUE statement. 
The I/O statement would therefore be placed such 
that real-time execution is initiated once all 
coefficients and addresses had been loaded, and 
variables initialised i.e. part of the compiled 
I/O statement would start up the I/O hardware. 
Consider for example the statements:
...INITIALISATION STATEMENTS... 
io(IN datal[10], OUT data2[10])
SEQ
...MAIN PROGRAM TO BE EXECUTED CONCURRENT 
WITH I/O...
where the compiled I/O Interrupt Service Routine 
would be responsible for synchronising the main 
program to the I/O streams, formatting I/O values 
and maintaining data buffers (such as the datai 
and data2 vectors in this example).
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To minimise the MC68000 switching times between 
the I/O ISR and the main program, MC68000 registers 
could be allocated for the use of the 1/0 ISR only.
c ) Program Headings.
By using a physical data link to some form of host 
facility, coefficient values and complicated address 
tables could be calculated using a data processing 
language such as PASCAL or FORTRAN. These values 
could then be downloaded into the MAC68 real-time 
environment. The host could link these values to 
particular MAC68 memory locations via a special 
form of program heading, for example:
program name(coeff.table[50], addr.table[100] )
where the 150 address and coefficient values would 
be loaded prior to real-time execution. This facility 
would enable the MAC68 system to be completely inte­
grated into a much larger programming environment, 
therefore speeding up program development dramatically
Aspects of compiler implementation are beyond the 




Both of the processors used in the MAC68 system, the MC68000
and the MACDSP, can be single-stepped, therefore a hardware
foundation is available for building any form of high- 
level testing facility. The following briefly discusses 
a potential candidate for such a facility.
The test facility could take on the form of a high-level 
monitor, whereby labels could be used in both OCCAM and 
MACDSP program representations to indicate display points 
(similar to breakpoints in microprocessor debuggers). 
Program testing could then be carried out prior to final 
preparations of code for real-time execution i.e. MACDSP 
execution would be sequential with MC68000 execution and 
code optimisation would be carried out once test labels 
had been removed.
The name of variables to be displayed would be inputted 
to the test package, as well as the names of labels at 
which a display is required. The actual display would 
be composed of two halves corresponding to the two processors 
Note that the MAC accumulator value could be displayed 
also, as for the present MACDSP debugger.
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5.3 Example
To illustrate the potential of an enhanced MAC68, the
following details the programming of a 16 sub-band tree- 
QMF structure (for the Transmit side only, although it
is thought that the Receive structure and waveform coders 
and decoders could also be implemented). None of the 
timing problems encountered in Chapters 3 & 4 are present 
for this enhanced system, further, as MACDSP interrupts 
are not used, computational structures no longer need 
to be grouped together to reduce overall inter-processor 
communication overheads.
The actual tree-QMF structure consists of four stages, 
where stages are :-
Stage 1: 64 tap 2-band QMF.
Stage 2: 32 tap 2-band QMFs.
Stages 3 & 4: 16 tap 2-band QMFs.
Figure 5-6 details the high-level language program. The 
following briefly summarises the main features:-
(a) Circular-Buffering
The proposed circular-buffer scheme would require 
2 MACDSP cycles (at 200nsec per cycle) for every 
. filter tap, this being without the increased data 
memory requirements detailed in Chapters 3 & 4.
5-23
This is because each of the 2-band tree-QMF building 
blocks; can be broken down into separate SEQUENCES, 
and each component part can then be executed separately 
one or more times to give the required overall structure 
Note that the flexibility of this method relies 
on MAC register contents remaining unchanged between 
MACDSP start-ups. For this example, sum-of-products 
SEQUENCES would be executed twice to give the required 
circular-buffer effect, with partial product-sums 
being held in the MAC accumulator between MACDSP 
executions.
(b) Offset Addresses.
Sixteen input data samples would firstly be loaded 
into the MACDSP using a compiled ACCESS statement, 
the tree-QMF structure would then be executed in 
the order of the data flow through the tree. Note 
that two variables would be needed for calculating 
offset addresses for pointing to QMF delay variables. 
Further, the OCCAM calling program would use a 
table of pre-calculated offset addresses for pointing 
to 2-band QMF output locations.
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(c) Approximate Execution Time.
Assuming that 2msec (corresponding to 16 samples 
at 8kHz sample frequency) is available for executing 
a complete 16-band structure, then the MACDSP exec­
ution time for Transmit and Receive tree-QMFs (assuming 
optimal code generation) would then be approximately 
50% of this time.
In general, this DSP structure is quite complex 
compared to most other DSP tasks, so that in being 
able to illustrate this structure other structures 
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{ } REPEATED ZERO OR MORE TIMES.
! O R .
I: ] OPTIONAL.
(NOTE: IS ÜSED TO DISTINGUISH [ AND ]
LM 1 HE p r o g r a m  TEXT FROM THE SAME 
CHARACTERS USED TO REPRESENT 
OPTIONAL TEXT le. 'C ' WOULD APPEAR 
IN THE ACTUAL PROGRAM TEXT )
program >= MACDSP < q I obai 5 > < mai n > MACDSP -END
(qlobals >- : data.doc > L<c o o f f .d e c >J T<init>J
(daba.dec>= DATA <d e c .i i s t ) ;
< coe T f.dec >= CGEFF < d e c . Ii st > ;
1 n 1 t - INITIAL <assiqfi> { , :assi qn > l ;
( dec . 1 i 51 ;> = ( reference { , ( r ef er enc e }
< assi qn >= <ref erence) := ( initial
< i ni ti a l >= T <siqn> ] <diqit> 1 <real .c o n s t a n t >
<real.constant >- £ C <siqn> ] C <diqit> J . <number >
< r ef ei"ence >= < i den t i f i er > L T number > ] ]
< mai n > == < modu 1 e > L ; < modu.I e > }
( modu 1 e >- 140DOLE \ identifiera L ( ( i n . out > ) ] ;
[ <bIock> J END
( in. ou I: >" L finst ] T ; ( ou t s ]
•i 1 ns .>= I N <, 1 1 n k > i , I i n T; ;• }
( ou t s >-=: ÜU f :( I i n k :> C  ̂ < 1 i n k ;• }
riqure 5. 5 Syn t ax for proposed I4ACDSP 1 anquaqe 
(continued on nex t paqe).
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( link ! > =: < i dent 1 fier > L [ <ranqe> ' ' .1
f r a n g e : number > ! < number > .. (number)
(b l o c k >- (s e q u e n c e > C ; (s e q u e n c e > >
( sequence >= SEt!UENCE ' [ ' •( va 1 ue . surn (• ' ] ( commands END
a commands >-= ( coiumand > { ; < command > }
<command >= (repeat à I < i n s t r u c t i o n s >
(r epeat >= REPEAT' (dummy, deck C , (dummy, deck } ;
( 1 r■) s t. r uc t i ons (• END
( dummy, dec k- ■( i den 1 1 f i er > ( (parameter sk )
par ame t er s k- < par ameuter k , ( par a me ter k [ , -(parameter k ]
(parameter >-= C (siqnk (valuek 3
( 1 nstr uct i ons - ( i nst . 1 i ne > C ; ( i n s t . line k }
( 1 ris t . I i ne k“ C ( val u e . sum ( : ] (instructk
■( val u e . s u m :> = ( v a l u e > C -( sign k ( value > }
: 1 ns 1 1-'uct ; - ■( assi qnment k ! ( accum. ac t i on k
( ass 1 q nmer'l t (• = ( 1 oc (• : = * A^
■ accuiii - ac t i on k- ( (lock [ a- (lock ] ) C siqn 1
(lock™ ( i den t i f i er k [ [ ( first, val ue k { (siqnk (valuek } I ]
: f i r s t .value k= $ (valuek ! C siqn J (valuek 
(valuek- (identi fi erk ! •< nuinber >
: SIqn k- r I - 
n u m b e r (- idigick { , (diqitk }
( 1 den 11 f 1 ei- ( - ( 1 et ter k { ( 1 et ter k ! (diqitk ]
< digit ;■ -■ L) ! 1 1 . . ! 9




DATA X C. 5 2 O ] , (: e m p up . te rn p dow n , ten i p s L 8 O J ;
CÜEPF h641I64J . h 32 [32 3 ,hl6L 16] ,zero; 
i M I r I AL z er o : -=0 ;
 -SET VALUES FOR ALL COEFFICIENTS
MACRO q m t ( p i ,p 2 ,p 3 );
SEQUENCE [p i ]
(t e m p s [$2]);
X [ 1 1 ] : = *-A^ ;
( z er o )
END;
SEQUENCE [pH-lJ
REPEAT 1 (0,p2), j (1,p2,2);
i: (X [f H-i ]4:p3[f2+.i ] ) -H;
END;
p2+l : temp up : = *-A*-
END;
SEQUENCE [plx-2]
( temp s [ f 1 -t-1 ] ) ;
X [ T 1 -f p2 J : -^A *- ;
(z e r o )
END;
SEQUENCE [p 14-3]
REPEAT 1 (0,p2), j(0,p2,2);
1 : ( X [ T 1 -+- i -I-p 2 ] ̂ p3 [ T2 +  F] ) +  ;
END;
p2 1-1 : :emp down :
END ;
SEQUENCE [ p 1 -f 4 ]
(temp u p ) ;
( teinp down)-; 
t e m p s [ $ 2 ] : -= ̂  A *- ;
( t. emp up ) ;
( temp down ) -i- ; 
t emp s [ T 1 ] : ■-= t-A-*- 
END 
END;
MODULE q m fs ( I N temp s [O . . 15]; OUT temps [6 4. .79] 
q m f ( 0 , 3 2 , h 6 4 ) ; 
qm-F (5, 16,h32) ; 
qm F (10,0, T'i 16,' ;
END;
MACDSP-END
F 1 q u r- e 5.6 t-l i g T i - l e v e 1 L a n q u a q e p r o q r a i u f or a 
16 Sub-band tre e -QMF structure 
(continued on next page).
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DEF NI=32, N 2 = 16, N3=3;
DEF levl.base=0, 1e v 2 .b a s e = 6 4 , 1e v 3 .b a s e = 128 :
DEF le '/ 4 . b a s e = 1 9 6 :
DEF off set= t a b l e : BYTE 17,25,18,26,19,27,20,28,21,29,22, 
30,23,31,24,32,33,37,34,38,35,39,36,40,41,45,42,46,43,47, 
44,48,49,51,50,52,53,55,54,56,57,59,58,60,61,63,62,64,65, 
66,67,68,71 ,72,69,70,77,78,79,S O ,75,76,73,74] :
PRÜC 1 evel ( VALUE N , s , n , cJat . of f , i n . out ) =
VAR par 1,par2,par3,par4:
SEQ
par 1 : =n i-dat. of f
4q m f [3] ($1 :=pa r 1,42:= i n .o u t )
par2:= - (n <(1)+ d a t .of f
^qmf[3+1 ,n ] (41 :=d a t .of f ,42:=p ar 2)
par 3: =lf-ri
par 4 ; = ( n -N ) i-dat. o f f
frqmf Ls-i-1 , par 3 ] (41 : =par 4 , 42: =dat . off )
^qmf L 5 1-2 ] ( 41 : =par 1 , 42 : =i n . out +■ 1 )
'^qmf L s-i-3 , n J (41: =dat . of f , 42 : =par 2 )
^•qm f : s 6 3 , par 3 J (41: =par 4 , 42 : =da t, of f- )
:6qmf Ls64] (41 : =of set [BYTE in. out 3 ,
42:=o f t set[BYTE in.out + 1 J)
VAR nl,n2,n3,n4:
SEQ
n 1 : =v 
r,2 : =0 
n 3 : =0 
n 4 : =0
1 o (1 n p u t ,o u tp u t )
SEQ
(ACCESS qmf3 (IN data-in)
VAR i n .o u t ,dat.off:
SEQ
1n .out :=0
d a t .of f :=1e v 1.base 
SEQ 1=[0 FOR 3 3 
SEQ
n 1 := n 1-1 
IF nl<0 
I I L : =N1-1 
1 e ve1 (N 1,0,n 1,d a t .o f f ,i n .o u t )
111. out : = i fi. ou t-F 2
F 1 qure 5.6 continued.
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d a t .of f :=1e v 2 .base 
SEQ k=CO FOR 2 3 
SEQ
1e v e l (N 2 ,5,n 2 ,d a t .o f f ,in.o u t ) 
i n .out :=i n .out +2 
d a t .of f := d a t .of f +(N2< <1)
SEQ i=CO FOR 2 3 
SEQ
n 3 : i3 -1
IF n3<0 
n3:=N3-1
d a t .of f :=1sv3.base 
SEQ k=[0 FOR 4 3 
SEQ
1evel (N 3 ,10 ,n 3 ,d a t .o f f ,i n .o u t ) 
i n - out :=i n .out +2 
d a t . of f : = d a t . of f + ( N3< < 1 )
SEQ
n 4 := n 4 - 1 
IF n4<0 
n 4 : = N 3 - 1
d a t .of f :=1e v 4 .base 
SEQ k=CO FOR 3 3 
SEQ
1 ev e 1 (N 3 ,10,n 4,d a t .of f ,i n .out >
i n .out :=i n .out+2
d a t .o f f := d a t .of f 6(N3< <1)
(ACCESS qmfs(OUT data.out)
F'i qur e 5.6 c on t i nued .
5 -3 4
Single. FI R+aja 
(_wifh a circular 
b u f f e r )
0 SyULsec.
Bi-guad f ' i f f c r  
sec t ion  ( w i f b  
û c i r c u la r  




Kl -  32
N -  64 
N « 12% 
N =254,
o 5k «nsec.
2  I K  msec.





N = 32  
N » M- 
N .128  
M =25L
0-37 m sec 
O l l f  5 te  
2-216 m sec 
5-168 msec
TABLE 51. MACtS PE.R.FOKMANCE FIC.UR.ES
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6. CONCLUSIONS
A novel classification of Real-time Programmable Digital Signal 
Processors or Digital Signal Computers (DSC) was developed and 
is illustrated in Figure 1.3. The S-type (single instruction 
stream) classification was used in the study of the Digital Signal 
Processing (DSP) performance of General-purpose (GP) and DSP micros 
(Table 2.1).
Figures 2.1 - 2.3 illustrate the range of DSP performance found 
with GP micros, in which the MC68000 appears best overall. It 
was found that the use of a hardware multiplier device, the TRW
MPY-16, does not greatly improve the DSP performance of the later 
l6-bit GP micros, the speed-up being approximately 1.4 in the 
case of the MC68000. The study showed that DSP micros are sig­
nificantly faster than GP micros in executing common DSP tasks. 
For example, comparing an MC68000 + MPY-16 with the TMS32010:
Digital Filters:- TMS32010 approx. 20 times faster
Sraall-size FFTs:- TMS32010 approx. 5 times faster
(^ 64 points)
This speed advantage appears to be obtained via the use of special- 
purpose hardware such as an array multiplier, with architectural 
features such as pipelining and separate data and program memories. 
However, general-purpose tasks such as index address calculation 
or input-output block management can form processing bottlenecks 
with DSP micros.
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A novel DSC system, the MAC68, which balances general-purpose 
and arithmetic capabilities, was developed. The MAC68 is a Functional 
Multi-processor (FM(2)) and uses two independent processors, 
the fastest benchmarked GP micro, the MC68000, and a custom designed 
pipelined arithmetic processor, the MACDSP. The MACDSP is based 
around the TDCIOIOJ Multiplier-Accumulator, and has an instruc­
tion cycle time of 250nsec. The matching of these two processors 
gives the combined system all-round abilities. Figures 3-1 and
3.2 give high-level block diagrams of system hardware (which includes 
an analog I/O sub-system). To aid application development, soft­
ware support packages were developed, including a MACDSP assembler 
and debugger, and a MAC68 loader/linker. Figures V.l and VII.1 
illustrate the interaction and use of these software components. 
Syntax for the MACDSP Assembly language is given in Figure 3.3.
A l6Kb/s Sub-band Coder was successfully implemented on the MAC68. 
This Sub-band Coder features six sub-bands with Adaptive Pulse 
Code Modulation in each band, and its complexity compares favour­
ably with the only other similar Sub-band Coder reported in [C-7].
Figure 4.8 gives the overall Sub-band Coder structure implemented, 
and Figures 4.7, 4.9 - 4.10 illustrate how the concurrent tasks
execute. The final task configuration was arrived at after care­
ful study of the basic alternatives, in particular those for cir­
cular and non-circular buffering (see Figures 4.4 - 4.7). Figures
4.12 - 4.13 give the measured frequency responses for two of the 
six sub-bands.
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The Sub-band Coder application fully verified the MAC68 concept, 
in that it combined intensive arithmetic tasks such as digital 
filtering, with general-purpose tasks such as I/O block management, 
as well as a full utilisation of the system parallelism.
Figures 5-1 and 5.2 give approximate comparisons of MAC68 DSP 
performance with that of other Digital Signal Computers. The 
MAC68 approximately matches the Digital Filtering capability of 
DSP micros, and exceeds their FFT capability:
8th order digital ( TMS32010 8.8usec
(
filter:- ( MAC68 12.4usec
256 point complex ( TMS32010 15.8msec
(
FFT:- ( MAC68 8.17msec
The MAC68 therefore greatly exceeds the performance of a single 
m c 68000, the corresponding MC68000 figures being 292usec and 73.2msec 
respectively. In general, because the MAC68 has all-round capa­
bility, it performs better than DSP micros for tasks which mix 
general-purpose and arithmetic operations. In particular note 
that the MAC68 can perform I/O tasks completely in parallel with 
the execution of data arithmetic (a fact which was not taken into 
account for Figures 5.1 and 5.2).
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Proposals are put forward for the immediate enhancement of the 
MAC68 system. These include the incorporation of a new mechanism 
to aid the utilisation of parallel processing, also suggestions 
for MACDSP implementation as a single-chip, and the use of a High- 
level Language. Figure 5.6 gives the proposed High-level Language 
program for a 16 sub-band tree QMF structure. It is thought that 
this enhanced MAC68 system would be very competitive on the Digital 
Signal Computer market (especially when the system is based on
an industry standard microprocessor, the MC68000).
Without question the future in DSC architectures will be towards 
greater and greater parallelism. A possible direction for such 
advances could be to have : -
(a) Algorithm concurrency exploited at the highest level via
the use of Modular multi-processor (MM) structures.
(b ) Algorithm concurrency exploited at the lowest level via
the functional partitioning of individual MM building blocks.
MAC68-type architectures are likely candidates for the building 
blocks of (b), as these building blocks must be capable of being 
used as "stand-alone" processors, and the MAC68-type architecture 
has been shown (in this Thesis) to have advantages over S-type
architectures. MM systems utilising MAC68-type building blocks 
would therefore be Modular Functional-Multi-processors.
6-4
Future work should now concentrate on the design of Functionally 
partitioned architectures which simultaneously match the require­
ments of DSP algorithms and VLSI technology. This work would 
include studies of the relationships between different types of 
functions in DSP algorithms, such that parallelism can be success­
fully identified, and appropriate functional units designed. This 
work must also include studies on the impact of architectural 
features on programming, otherwise additional performance will 




Three computational structures representing a typical cross- 
section of Digital Signal Processing were chosen. Bench­
marks for each structure were then derived.
Benchmarks generally reside between two extremes, one extreme 
using a minimum of memory but involving a maximum of address 
calculation -and control, and the other extreme using a 
minimum of address calculation and control but a maximum 
of memory. An important point that should be made here, 
is that, minimum computation does not necessarily imply 
minimum execution time for a particular architecture. 
This is because for some architectures. Von Neumann arch­
itectures in particular, it might be faster to calculate 
an address operand than to fetch a pre-calculated address 
operand from memory.
Implementation of the derived benchmarks varies for different 
architectures. Therefore benchmark algorithm descriptions 
should be treated as approximations.
Sixteen bit operands are used for benchmarks 1 and 11, 
and 8 bit operands for benchmark 111. This introduces 
an element of variation in the dynamic range of the arith­
metic used in the benchmarks, such that the effect on 
computation times can be studied.
I-l
1 .1 BENCHMARK I: Eight Order Digital Filter
The computational structure for this benchmark is four 
cascaded scond-order sections (bi-quad sections), and is 
derived from the algorithms presented in [N-1]. The basic 
equations for each section are given by:
M(k) = x(k)+tl (1.1)




x(k) is the section input value. 
y(k) is the section output value.
m(k), m(k-l) and m(k-2) are delay-line variables.
t1 and t2 are temporary variables.
aO , al , a2, bl and b2 are section coefficients.
Each section therefore requires 5 multiplications, and 
the complete filter 20 multiplications.
NOTE:
Second-order sections are often implemented with only 4 
multiplications, in the above case this would mean aO = l
T-2
Figure I.l gives the benchmark algorithm description.
This algorithm is structured to minimise input-output delay, 
also coefficients are assumed pre-scaled such that overflow 
cannot occur and no data scaling is assumed. A drawback 
of designing coefficients so that overflow cannot occur, 
is that the full dynamic range of the number representation 
may be under-utilised for some classes of input signal 
[0-1].
1.2 BENCHMARK 11: 236-Point Complex Fast Fourier Transform
(FFT).
The FFT structure chosen for this benchmark, has the following 
characteristics : -
(a) Complex data and coefficients.




The total number of butterfly computations is 1024, each 
butterfly being represented by the following equations:-
Xm+l(q) = Xm(p)-Xm(q).C(r) (1.5)
Xm+l(p) = Xm(p)+Xm(q).C(r) (1.6)
where
1 - 3
Xm(p), Xm(q) are complex data inputs to the butterfly. 
Xm+l(p), Xm+l(q) are complex data outputs from the 
butterfly.
C(r) is the complex coefficient used in the butterfly.
In practice these equations are implemented with the complex 
product being carried out first. Therefore each butterfly 
requires 4 multiplications, giving a total of 4096 multi­
plications for the complete FFT structure.
Figure 1.2 gives the benchmark algorithm description.
Two pre-calculated address offsets are used for each butter­
fly executed. Also the real and imaginary values for each 
butterfly output are multiplied by 0.5 to prevent overflow 
[W-1] .
1. 3 BENCHMARK 111. 32-Word Cross-Correlation
The computation structure for this benchmark is based 
primarily on sum-of-products sequences, which are represented 
by the following equations (where N=32):-
r(-N+l) = y(0).x(N-l)
r(-N+2) = y (0) .x(N-2)+y(1).x(N-1)





Y= y (0),y(1)...y(N-1) - input vector.
X= x(0),x(1)...x(N-l) - input vector.
R= r(-N+l),..,r(0),..r(N- 1) is the output vector.
The total number of multiplications for this benchmark 
is 1024. Figure 1.3 gives the benchmark algorithm descr­
iption, which uses two nested control loops.
1-5
v a r  ,Ti':_), n, 1 , in2  , t. I , 1 2  : at" r  a  v  L I .  . 4  J ; 
a O , a  1 , a 2 , b 1 , b 2  ; a r  r  a y  C l -  . 4  J ;
i , i , k ;
beq 1 n
1 n 1 c i a 1 1 s e ;
1 n p q. t ( V ) ;
for" 1 : = 1 to 4 do
beq j. n
IIIO Li]: =v-t-t 1 L 1 ] ;
V :=aO Li](mO Li ]+t2 C i ]; 
end ;
ou. tout ( y ) ;
for i:=l to 4 do
beq i n
m 2 L  1 ]  : =,Ti l  [  1 ]  ;
III 1 L ) ] : =mO C ] ] ; 
end :
f or k:=l to 4 do 
beq 1 n
t 1 L k J : =- b 1 L k ] (nt 1 L k ] -b2 C k J (m2 L k ] ; 
12 1: k ] : =a 1 L k J (m 1 L k J -i-a2 L k J (m2 LkJ; 
end ; 
end ;
Fiqure 1.1. BENCHMARK ALGORITHM I:
GTH ORDER DIGITAL FILTER.
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ar X : arc'avCO. . 51 1 ] ;
L : ar r ay C O . . 255 3; 
a d dr tab 1 e : a r a y 10 . . 2 0 4- 7 3 ;
i , i,b f1 y c o u n t ,data 1 a d d r ,data2 a d d r ;
coot f a d d r ,s e p ;
pr ocedur e b f 1 y ( p ,q ,r ) ; 
var Rz,Iz; 
beqi n
{ EACH DATA/CÜEFF VALUE IS }
C TWO LOCATIONS. REAL 3 
{ ROLL O W E D B Y 111A G I N A R Y V ALOE. 3
Rz : =XCq 3 (CCr 3 - X C q H  3(CCr + l 3 ;
Iz:=X[qI I3(C[r3 + X [ q 3 ( C [ r H 3 ;
X [q 3 : = ( X [p 3 -Rz ) /2;
X Cq+13 : = (X Lp+ 1 3 - Iz)/2 ;
X [p 3 : = (X [p 3( R z )/2;
X [ p ( 1 3 : = ( X C p r 1 3-t-1 z ) / 2 ; 
end ;
beq 1 n
1 n 1 1 1 al 1 Be ; 
s e p :=2 ;
b {1 y COun t :=0;
tor 1 : =1 to a do C 8 PASSES 3- 
beq 1 n
for i:=l to 123 do 
beq 1 n
b f 1 V count : =b f 1 y count f-2; 
d a t a 1 a d d r' : = of f set tab 1 e [ b f I y count 3 ; 
coe f f addr : -= of f set tab lot b f J. v count r 1 3 ; 
dat a2 addr: = datai addr t-sep ; 
b f1V ( dat a 1 _ addr ,da ta2 a d d r ,coe f f addr) ; 
end ;
s e p :=sep(2;
ISERERA! ION OF BFLY. INPUTS DOUBLES EACH PASS3 
end ; 
end ;
Fiqure 1.2. BENCHMARK ALGORITHM II:
2 5 6 -POINT COMPLEX FAST FOURIER IRANSFORM
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const initial res, finish,st ar t ;
/ar- addr 1 , addr 2 , addr 3 , caun t ; 
sum;
X , V : ar r‘ a C O . .313; 
r : array C0. .633 ;
{THE FOLLOWING IS ONLY ONE HALF OF 3 
{THE BENCHMARK. THE 0 THER HALF IS 3- 
{ALMOST IDENTICAL. 3-
beq 1 n
res add r :=initial res; 
a d d r 1 :=f i n i s h ; 
for count :=1 to 32 do 
beq i n
sum : --0 ;
addr 2: =st ar t siddr +coun t ; 
f o r j : -- 0 t o c o u n t d o 
beqi n
suIII : = Bum-t-X L addr 1 3 (y [ addr 2 3 ; 
a d d r 1 := a d d r 1 -1 ; 
a d d r 2 ; -= addr 2 • - 1 ; 
end ;
r [ r es addr 3 : =sui:i ; 
res a d d r :=res_addr+l; 
end ; 
end ;





The m c 68000 system components used are embedded in a SAGEII 
microcomputer system (this saved on hardware and software 
development). Figure 11.1 shows a condensed block diagram 
of these components. Important features are as follows:-
1. m c 68000 hardware interrupts--Priorities of 2 and 
3 are hardwired for the MACDSP and analog 1/0 respect­
ively and autovectoring is used instead of data 
vectoring. When the MC68000 is interrupted, the 
VPA- line is used to reset the interrupt latch on 
either the MACDSP or the analog 1/0 module, this 
is done by putting the interrupt priority on address 
lines Al-3 so that the correct interrupt latch is 
reset.
2. Control lines--RW-, LDS-, AS- and DTACK- are used 
to control memory. Logic is provided on both the 
MACDSP and on the analog 1/0 module to ensure that 
DTACK- is lowered when either module is addressed, 
otherwise the MC68000 would jump to an internal TRAP 
vector. The MC68000 8MHz clock is sent to both 
modules, this saves on clock logic.
II-l
3- Memory--Memory is 128K of dynamic RAM. Because of
the fast access time of this RAM, the MC68000 is
able to run at its maximum speed with zero WAIT
states (although there is a small time penalty for
refresh cycles).
NOTE:
Signal names followed by denote active low signal 
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Figure 3.2 shows the complete MACDSP system diagram. The 
diagram is split into 9 functional sub-blocks, each of 
which is described in the following sections. Capital 
letters are used to signify functional components.
Detailed MACDSP timing examples are given in Figure III.10.
III.l Decoder Logic (Figure III.l).
The upper MC68000 address lines are used to select the 
MACDSP, and lower address lines (A13-A15) are used to select 
units on the MACDSP. Output lines from the decoder logic 
are as follows
ST.LTCH.ENB Used to latch the MACDSP start address 
from the MC68000 address bus.
COUNT.LOAD- Enables the PROGRAM COUNTER load logic. 
START.ENB- Sets the MACDSP START BIT.
OFFREG.ENB- Used to generate a write pulse to the 
OFFSET REGISTER banks.
INSTl.ENB- Used for writing the 1st half of a MACDSP 
instruction to PROGRAM RAM.
INST2.ENB- Used for writing the 2nd half of a MACDSP 
. instruction to PROGRAM RAM.
DATA.ENB- Used for reading/writing to DATA RAM.
III-l
0utput(2) of the decoder is used for activating the ST.LTCH.ENB 
and COUNT.LOAD- lines at the beginning of a program load 
sequence (only possible when the MACDSP is not active). 
Output(3) of the decoder is used for de-activating these 
lines, this corresponding to the termination of a program 
load sequence. The ST.LTCH.ENB line is also activated 
by output(1) when a MACDSP start address is loaded into 
the START ADDRESS LATCH.
Because all locations addressed by the MC68000 must return 
DTACK- (to avoid a MC68000 BUS ERROR), the MACDSP.SEL line 
is gated with AS- onto the DTACK- line. Therefore, every-
time the MACDSP is selected DTACK- is activated.
111.2 Start Address Latch and Program Counter (Figure 111.2)
Prior to a PROGRAM RAM load, ST.LTCH.ENB and LOAD- must 
be activated to make both the START ADDRESS LATCH and PROGRAM 
COUNTER transparent. This effectively connects the MC68000 
Address bus to the PROGRAM RAM address pins, so that a 
program load can proceed.
During normal operation, ST.LTCH.ENB can be used to latch 
the MACDSP start address from the MC68000 address bus.
This may occur at any time independent of the MACDSP being
active, so that a new start address can be latched to give 
effective double-buffering if required i.e. the old start 
address having been already loaded into the PROGRAM COUNTER.
III-2
The LOAD- signal is used during normal operation for loading 
the start address from the START ADDRESS LATCH into the 
PROGRAM COUNTER. The start address loaded into the PROGRAM 
COUNTER can be the same as for the previous program exe­
cution, or can have been changed for a different program.
Counting is initiated by the ACT signal.
111.3 Offset Registers and Address Adder (Figure 111.3)
Two banks of 4 registers (12 bits each) are used. At any 
one time, one register bank is used for MACDSP operation, 
and the other register bank is available for accepting 
values from the MC68000 data bus (two banks are used to 
give effective double buffering). The BANK SW signal is 
used for switching the register banks over, this occurs 
at the beginning of a MACDSP program execution sequence, 
so that values loaded into registers prior to a MACDSP 
start are used during the subsequent program sequence.
Registers are written into by firstly selecting a register 
using m c 68000 address lines (Al-2), and then generating 
a write pulse with LDS-, OFFREG.ENB- and a BANK SWITCH 
output.
III-3
Two control bits REGSEL(2), are outputted from the PROGRAM 
RAM on every MACDSP instruction cycle, and used for selecting 
a register for reading (the output of the other bank being 
held at a high impedance). The register output value (OFFSET 
ADDRESS) is then added to the MAIN ADDRESS, outputted from 
the PROGRAM RAM on the same cycle as the REGSEL(2) bits, 
and then the address sum (DATA ADDRESS) is latched into 
TEMP LATCH on the next rising MACDSP CK edge. DATA ADDRESS 
is then available for addressing the DATA RAM during the 
next MACDSP cycle.
To ensure that the output of TEMP LATCH cannot corrupt 
m c 68000 addresses when the MACDSP is inactive and the MC68000 
is accessing the DATA RAM, the ACT signal is connected 
to the TEMP LATCH output control.
111.4 Program Memory and Buffers (Figure 111.4)
Up to 1024 MACDSP instructions, each 24 bits long, can 
be stored in PROGRAM RAM. Because the width of the MC68000 
data bus is 16 bits, MACDSP instructions must be loaded 
in two halves of 12 bits each.
Gating is designed so that the data buffer outputs are 
only enabled when the MC68000 is selecting the PROGRAM 
RAM and the MACDSP is inactive.
III-4
The PROGRAM RAM select signals INSTl.CS- and 1NST2.CS-
are continually active when the MACDSP is active. These 
signals are also used during a program load sequence.
Not all of the program memory is of the same type, as the 
REGSEL(2) bits must be of outputted earlier than the other 
bits. Therefore these two bits use 70ns RAM and the other 
bits use 100ns RAM. This faster RAM is needed to account
for the propagation delay between the OFFSET REGISTERS
and the ADDRESS ADDER.
111.5 MAC and Data RAM Timing Logic (Figure 111.5)
There are a total of 8 control bits, all of which directly 
control MACDSP resources. The control bits can be split 
into 3 fields
END bit (CONTROL 8)
DATA R/W- bit (CONTROL 7)
MAC CONTROL bits (CONTROL 1-6)
The END bit is used to terminate a MACDSP sequence (see
CONTROL section). The DATA R/W- bit is used for generating 
the read/write pulse for the DATA RAM (this logic is designed 
so that when the MACDSP is -active the MC68000 R/W- signal 
has no affect).
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Because CONTROLl and CONTROL? are both used during a MACDSP 
write cycle, they are clocked out on a rising MACDSP.CK 
edge. For example, TSM- controls the MAC output to the 
DATA RAM, so that the entire write operation must occur
between MACDSP.CK edges. CONTROL 2-6 are clocked out on 
a falling MACDSP CK edge, this is to ensure that they are 
valid for the next rising MACDSP.CK edge, when the MAC 
instruction and operands are loaded into the MAC.
111.6 Data RAM and Associated Logic (Figure 111.6)
The MACDSP data memory (DATA RAM) consists of 1024 words 
of 16 bits each, with transfers to the MC68000 being one 
word at a time. Because the MC68000 buses are effectively 
disconnected from the DATA RAM when the MACDSP is active, 
accessing of DATA RAM can only be done when the MACDSP
is inactive.
In the first quarter of a MACDSP write cycle, the two most 
significant bits of the MAC LSP are enabled onto the DATA 
BUS, and are latched at the end of this quarter cycle,
therefore during this period the DATA RAM output is disabled 
The DATA RAM is then only selected for the last three-
quarters of a MACDSP cycle.
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III.7 Multiplier-Accumulator(MAC) and Associated Logic 
(Figure III.7)
The MAC logic is designed so that the accumulator value 
is available one MACDSP.CK cycle after the operands have 
been clocked in.
The MAC is configured for
Two's complement arithmetic (TC=1)
Truncation of the output value (RND=0)
No preloading (PREL=0)
XTP buffer enabled (TSX=0)
The rising MACDSP.CK edge is used for clocking the following:-
Operands into the X register or the Y register
MAC instructions
NOTE:
The MAC instruction register is clocked with the
OR of the X register and Y register clocks.
The MAC accumulator
Because the Y input and the LSP use the same pins internally, 
and the Y input pins are connected to the lower 14 MSP
pins external to the MAC, the MSP and LSP outputs cannot 
be enabled at, the same time. Therefore these outputs are 
enabled separately, with the LSP output being enabled for 
the 1st quarter cycle (of a MACDSP write cycle) so that
the 2 relevant LSP bits are latched. For the remainder
of the cycle this 2-bit latch output and the 14 MSP bits
III-7
all enabled onto the DATA BUS (see Figure III. 10). There­
fore the required l6bit value is written to DATA RAM.
The MAC.CK.ENB- signal ensures that the MAC can only be 
clocked when designated by a MACDSP instruction, so that 
any change in the MAC internal state conforms to the semantics 
of the MACDSP program. Clocking of the MAC when not desig­
nated by the MACDSP program would corrupt MAC register/ 
accumulator values, and so give incorrect results when 
single stepping.
When MAC.CK.ENB- is active, CONTROL2-4 are used to enable 
clock edges to the MAC. Clock edges are applied to the 
following:-
CLKX-Loads a l6bit value from the DATA BUS into the X reg­
ister .
CLKY-Loads a l6bit value from the DATA BUS into the Y reg­
ister .
(NOTE: CLKX and CLKY are also used for loading the MAC
instruction).
CLKP-Loads the arithmetic result into the accumulator.
C0NTR0L5 and CONTROLS are connected to the SUB and ACC 
inputs of the MAC, which are used for determining MAC arith­
metic operations.
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III.8 Control Logic (Figure III.8)
An RC circuit and push button switch are used to generate 
the RESET signal, normally carried out immediately after 
power up. This RESET signal ensures that:-
(1) The START BIT is reset.
(2) ACT=0, such that MACDSP RAM can be accessed by the 
MC68000.
(3) The INTERRUPT BIT is reset.
Assuming that the MACDSP has been reset and loaded with 
all relevant programs and parameters, it can then be started, 
This is done by sending a pulse on START.ENB-. The start­
up sequence is then as follows:-
(1) START.ENB- sets START B1T=1.
(2) The OFFSET REGISTER banks are switched, so that pre- 
loaded values can now be used.
(3) The LOAD signal is activated, so that the value held 
in the START ADDRESS LATCH is loaded into the PROGRAM 
COUNTER.
(4) ACT is set to logic 1, therefore starting the PROGRAM 
COUNTER and effectively disconnecting all MACDSP 
RAM from the MC68000 buses.
(5) The START BIT is reset to logic 0.
(6) . MAC.CK.ENB- is activated to allow clocking of the
MAC where designated by MACDSP instructions.
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The MACDSP has been designed with a SELF-START mode. In 
this mode the MACDSP can be immediately re-started (going 
through sequence 2-6 above) when END becomes active with 
the last MACDSP instruction in a sequence. To enable SELF­
START, the START BIT must be set before END becomes active, 
so that parameters and START.ENB- are sent while the MACDSP 
is active.
The MAC.CK.ENB- logic is designed so that the MAC can only 
be clocked two MACDSP.CK cycles after the ACT signal has 
changed to logic 1, and never when ACT=0, therefore ensuring 
that MAC values cannot be corrupted between MACDSP program 
sequences. When a MACDSP instruction with END=0 is executed, 
the program sequence is terminated. Normally only the 
last instruction in a sequence has END=0, and for single­
stepping all instructions have END=0. The END signal gener­
ated from the END bit, is delayed by the correct amount 
to ensure that the above process works correctly.
111.9 Interrupt Logic (Figure 111.9)
The INTERRUPT BIT is set by the ACT- signal when a MACDSP 
program sequence terminates. When this happens the 1NTERRUPT(2) 
signal is activated and, if the MC68000 is executing a 
program of priority lower than 2, it will then start an 
autovector sequence. As part of this sequence, the priority 
of the interrupt will be put onto address lines Al-3, and 
the function code lines FCO-2 will indicate INTERRUPT ACK­
NOWLEDGE. Using a comparator and decoding logic, these 
lines are used to reset the INTERRUPT BIT. After the 
interrupt acknowledge cycle the MC68000 will execute the
III-IO
priority(2) interrupt routine, the start address of which 
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APPENDIX IV 
ANALOG I/O LOGIC DESCRIPTION
Figure IV. 1 shows the system diagram for the analog I/O 
circuit, and Figure IV.2 shows the timing diagram. The 
main components for the analog I/O circuit are:
12bit analog-to-digital convertor (AD57^A).
12bit digital-to-analog convertor (AD567).
Sample and Hold (AD582).
The overall circuit is split into 3 functional blocks which 
are described by the following
IV. 1 MC68000 Bus Interface Logic (Figure IV.3)
The RESET- signal generated by the MACDSP, is used to reset 
the logic which enables the CK divider. Therefore deactivat­
ing the sampling process.
The MC68000 address lines are decoded to select the I/O 
board and to provide the following signals:
10.START- Initiates the I/O process.
10.STOP- Terminates the I/O process.
DA.SEL- Used to select the D/A.
AD.SEL- Used to select the A/D,
IV-1
As with the MACDSP, an INTERRUPT BIT and associated logic
is used on the I/O board, where
(1) The priority of the I/O board is 3-
(2) The INTERRUPT BIT activates the INTERRUPT(3) signal.
(3) The INTERRUPT BIT is set by the STS signal, which
is generated by the A/D at the end of an A/D conversion.
IV.2 A/D Conversion Logic (Figure IV.4)
The A/D is configured for a 12bit bipolar conversion and
the S/H is designed for a gain of +1.0. This allows for
an input analog signal in the range -10V<. .<+10V.
The lO.DIV.ENB signal enables the OK divider, which is 
hardwired to generate the CONVERT- signal, a 12.5usec pulse 
produced every 125usec. This gives a fixed sampling frequency 
of 8kHz. The falling edge of CONVERT- is used to start 
the A/D conversion, during which the STS- signal is active.
The STS signal has 2 functions:-
(1) To put the S/H into HOLD mode.
(2) Initiate I/O INTERRUPT processing.
When in HOLD mode the S/H switch is open, so that a previously 
acquired value is held constant during the A/D conversion. 
When the STS- signal is inactive the S/H is put into SAMPLE 
mode, so that the S/H switch is closed, and the S/H output 
follows the analog input signal.
IV-2
When A/D conversion is complete, INTERRUPT(3) is activated, 
and the 12bit value is held in the A/D until the MC68000 
reads it out. This value can only be held for an absolute 
maximum of 91usec, corresponding to the maximum acquisition 
time (the period in which the S/H acquires a new value).
IV.3 D/A Logic (Figure IV.5)
The D/A circuit is configured for a -5V<..<+5V bipolar 
output, and uses a 25pF capacitor to compensate for D/A 
output capacitance.
The D/A uses a double-buffered latch structure, so that 
the m c 68000 can write a new value into the first latch 
without corrupting the value in the second latch. The 
second latch holds the value being converted.
The CONVERT- signal is used to transfer a value from the first 
latch to the second latch. Because the D/A process is 
continuous, the converted value will be on the D/A output 
a time period corresponding to the SETTLING TIME, after 


















































































MACDSP ASSEMBLY* LANGUAGE AND ASSEMBLER 
The MACDSP assembler has 2 main functions
(1) To detect syntax errors.
(.2) To generate MACDSP code for disc storage or for direct
loading into the MACDSP.
The syntax for the MACDSP assembly language is shown in 
Figure 3-3* The assembler works on a line-by-line basis, 
such that each line must be recognised and shown to be 
correctly placed in the program text, before proceeding. 
This simplified approach minimised the assembler complexity.
The entire assembler package had to be decomposed into 
separate parts called UNlTs (see UCSD p-system manuals), 
where each UNIT is separately compiled and put into a 
LIBRARY.
The function of the various assembler parts are (see Figure
V.l) :-
MAINI-Main calling program to which all higher-level commands 
are inputted. THis program cals up PROCC LINE, CODE LOAD, 
CODE ON DISC and DO ACTION. There are no ERROR recovery
routines, so that an error terminates an assembly with 
an error message. This error message indicates the line 
number where the error has occurred.
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PROC LINE-This UNIT controls the processing of each line 
of text. It ensures that each line recognised is correctly 
placed in the program text, as well as co-ordinating the 
acivities of PROCC CHAR and DO ACTION.
PROCC CHAR-This UNIT is passed the current character being 
processed as well as the current STATE. Using the CATEGORIES 
ARRAY (array of each allowable character) and the current 
STATE a 'state array' is indexed to produce the next STATE 
and any ACTION CODE. The state array is local to this 
UNIT only.
All unused locations in the state array contain -1, so
that if this value is returned then a syntax error is sig­
nalled. This approach uses memory space inefficiently 
(a linked list approach would be more efficient) but the 
small state array size (12 by 15) meant this was unimportant.
DO ACTION-This procedure does a large case analysis using 
the ACTION CODE passed to it. Examples of some of the
actions are :-
( 1 ) Setting of LINE RECOG code indicating that a line
has valid syntax as well as specifying the line type.
(2) ' Determination of MACDSP instruction values.
(3) Conversion of decimal numbers of addresses into binary 
equivalents.
V-2
DO ACTION maintains a code array in which the results of 
all actions are stored.
CODE ON DlSC-Stores the code array on disc for later processing 
by the MACDSP loader.
CODE LOAD-Procedure for converting the code array into 
actual code for loading into the MACDSP. The setting of 
the END bits depends on whether single-stepping is to be 
used or not.
The following informally describes the semantics of the 
MACDSP assembly language (refer to Figure 3-3 for syntax):
COMMENTS
Comments can take an entire line by making the 1st character
t . I
Comments can also follow other assembly language text on 
the same line using * ;’. All blanks are ignored.
DATA VALUES
The beginning of the data values section is indicated by 
’.D'. All data values must be in the range -1< ..<+1 (but 
not +1 exactly). ALl addresses are in the range 0-1023.
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EXAMPLES
100,0.553 - —  LOAD 0.553 INTO DATA RAM LOG. 100
999,-.12 --LOAD -0.12 INTO DATA RAM LOG.999
0,+0.001 -— LOAD 0.001 INTO DATA RAM LOG. 0
COEFFICIENT/CONSTANT VALUES
The beginning of this section is indicated by *.0'. All
coeff/constant values must be in the range -2 <..<+2 (but 
not +2 exactly). All addresses are in the range 0-1023.
EXAMPLES
23,1.6 ---LOAD 1.6 INTO DATA RAM LOG.23
177,-1.3 ---LOAD -1.3 INTO DATAS RAM LOG.177
MACDSP PROGRAM
The beginning of the program section is indicated by '.P'. 
Which is immediately followed by the start address line.
EXAMPLE:
SlOO --START ADDRESS=100
1st char; X-LOAD X REGISTER 
Y-LOAD Y REGISTER
P-OUTPUT ACC. CONTENTS TO DATA RAM 
N-NO EFFECT
V-4
2nd char: 1,2,3,4-OFFSET REGISTER NUMBER.
3rd char; M-MULTIPLY
A-MULTIPLY AND ACCUMULATE 
S-MULTIPLY AND SUBTRACT 
D-NO EFFECT
Main address: Range 0-1023.
EXAMPLES
X1D,300 ---LOAD X REGISTER WITH A VALUE FROM LOG. [OFFSET 
REG.1+300]. NO ARITHMETIC.
Y3S,943 ---LOAD Y REGISTER WITH A VALUE FROM LOG. [OFFSET 
REG.3+943]. THEN MULTIPLY X*Y AND SUBTRACT 
THE ACCUMULATOR CONTENTS FROM THE RESULT.
END OF TEXT
This is indicated by '.E'.




































The debugger is made up to 2 separate parts MAINZ and RUN 
TIME, which are integrated into the overall software environ­
ment (see Figure V.l). When a MACDSP program is to be 
debugged each MACDSP instruction is loaded with the END 
bit set to 0, so that the entire MACDSP program sequence 
can be single-stepped.
The UNIT RUN TIME is passed only 2 parameters from MAIN2, 
the MACDSP start address and the MACDSP end address. RUN 
TIME is then fed a list of parameters directly from the 
keyboard, these are used to set up the debugging. These 
parameters are as follows
TEST SIGNAL PARAMETERS
At present only a unit pulse input is implemented. The 
unit pulse parameters are :-
(1) Magnitude of unit pulse (range 0.0<..<+1.0).
(2) Number of input samples (this sets the number of 
program sequence repeats).
(3) Input location (DATA RAM location where the input 
sample is to be loaded).
VI-1
BREAKPOINTS
These are not breakpoints as used in most microprocessor 
debuggers, as the MACDSP program is always single-stepped. 
These breakpoints simply tell RUN TIME at which MACDSP 
instruction to display values to the screen. Options 
are : -
SINGLE-STEP --display values on every instruction.
LAST ONLY -- display values on the last instruction only. 
SPECIFY -- Input up to 20 breakpoint locations (all relative 
to the start address).
MONITOR LOCATIONS
Up to 20 monitor locations (MACDSP DATA RAM locations) 
can be specified. On a breakpoint the decimal equivalent 
of the values stored at these locations will be displayed.
The debugger can also display the value of the accumulator 
on a breakpoint. This is done by using a single MACDSP 
instruction of the form:
P1D,1000 - END bit set to 0.
This instruction is placed in a specific location in MACDSP 
program RAM. On each breakpoint this single instruction 
is executed, so that the accumulator contents are loaded 
into loc.lOOO without affecting the internal state of the 
MAC. The contents of loc.lOOO can then be displayed.
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other parameters displayed are INSTRUCTION NUMBER and SAMPLE 
NUMBER. The entire process can be repeated as often as 
required.
NOTE;
Both offset register banks must be loaded with identical 
values (usually 0) to simulate the real-time running of 
the program. This is because in normal operation only 
one bank of values would be used when executing a multi­
instruction sequence, but that when single- stepping the 




The entire loader package for the MC68000 and MACDSP routines
is integrated into one package BU ENV. BU ENV takes the
following inputs (see Figure Vll.1):
(1) Name and start address for each MACDSP code file
to be loaded.
(2) Name, relative start address and number of bytes
for each MC68000 code file to be loaded. The relative 
start address is used to calculate the autovector
value.
EXAMPLE:
If a MACDSP interrupt routine is specified, then:-
autovector(2)=(base address)+(relative start address) 
where
base address=Fixed value referring to some reserved 
areas of SAGE 11 RAM.
- relative start address=Number of bytes at the beginning 
of a m c 68000 code file before an executable instruct­
ion is reached.
VII-1
The total number of bytes in a MC68000 code file is given 
when the corresponding MC68000 assembly file is processed. 
This is done using the UCSD p-system package COMPRESS (see 
UCSD p-system manuals).
Given the above parameters BU ENV can create the complete 
real-time environment ready for execution. Once the execution 





















COMPUTATION FOR 2-BAND FIR QUADRATURE MIRROR FILTERING 
The following derives the equations and basic computational 
form for a 2-band Quadrature Mirror Filter (QMF) bank. 
The computational form can be used as a building block 
for more complicated sub-band schemes.
Consider firstly the basic equations for decimation and 
interpolation. For decimation, we have :-
x(n ) w(n )n ̂ n ; 4" M
Sampling rate decrease by M. 
y(m)
where
w(n) n = 0, +M, +2M,...
w (n ) ={
otherwise. (VIII.1)




’(n) = w(n) y gjZn&n/M _oo<ĵ <oo
M £=0 f
: VIII.2)
We now write the z-transform of y(m) as










Using (VIII.2) we have,
M-1




W(z) = H(z) X (z) (VIII.5)
the equation for Y(z) becomes,
Y(z) = i f '
Mil =0
(VIII.6)
For M=2, eqn. (VIII.6) becomes.
Y(z) = ̂5 [H( z .X( z + H(z ^).X (z ^)] (VIII.7)
Consider now the configuration for interpolation :-
Sampling rate 
increase by L
x(n ) y(m)tL h(m)
where,
(m) = {
x(m/L), m=0, +L, +2L 
otherwise. VIII.8)
The resultant signal w(m) has the z-transform, 
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Y(z) = H(z). X (z^) (VIII.10)
For L=2, eqn. (VIII.10) becomes
Y(z) = H(z),X (z^) (VIII.11)
Having derived the basic equations for interpolation and 
decimation, we can consider a 2-band QMF bank.
A 2-channeI system in which the input signal x(n) sampled 
at frequency fs, with fs = 1/T = Ws/2 7T, is split into two 
half-band channels with cut-off frequency fs/4. The lower 
half-band channel is derived by low-pass filtering the 
input signal x(n) with a M tap FIR filter, H, with impulse 
response h(n) and z-transform H(z). The high-pass filter 
h^(n) is derived from h(n) by the simple low-pass to high- 
pass transformation:-
h^(n) = (-1)" h(n) (VIII.12)
[See Figure VIII.1].
Thus the z-transform of h^(n) is H(-z).
From eqn. (VIII.7) we can obtain the low-pass and high- 
pass transmit filter outputs, Y^(z) and Y^iz) respectively.
Y^(z) [H(z ') . X (z") + H(-z=). X (-z=)] (VIII.13)
Y^(z) =̂ 5 [H(-z^). X (z) + H(z^). X (-z^)] (VIII. 14)
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Using eqn. (VIII.11), we obtain the output signal.
X(z) = Y^(z^).H(z) - Y 2(z^),H(-z) (VIII.15)
which, using eqns. (VIII.13) and (VIII.14) becomes.
X(z) = ^ X (z). [H^(z) - H^(-z)] (VIII.16)
Consequently for perfect reconstruction of x(n).
^ [H^(z) - H^(-z)] = 1, for all z (VIII.1?
Evaluating eqn. (VIII.16) on the unit circle gives,
X = Ss X (eJ“^).[H^(ej") - „ ̂(eJ
(VIII.18)
Choosing H as a symmetrical FIR filter, its Fourier trans­
form H (e^^^) can be expressed as:-
H(eJ"h = I (VIII.19)
Substituting eqn. (VIII.19) into (VIII.18), and letting 
H(w) = |H(e^^^)| gives,
= !sX (M-Dw/ws
.[h2(w) - ( v u i . 20)
VIII-4
As x(n) cannot be perfectly reconstructed when M is odd, 
M must be even. Therefore,




H^(w) + H^(w+ws) = 1 (VIII.22)
is a necessary condition for perfect reconstruction of 
x(n ).
To summarise, given the configuration of Figure VIII.1, 
h(n) must have the properties:-
(a) Symmetrical even order FIR filter.
(b) Frequency response given by eqn. (VIII.22).
VIII-5
The configuration shown in Figure VIII.1 can be implemented 
directly using FIR filters with the above properties. 
But, by using polyphase representations for 2-band decimation 
and interpolation, the same filters can be transformed 
to give equivalent structures using fewer computations. 
Relevant polyphase structures are given in Figure VIII.2, 
where [C-8],
pO(n) = h(2n) = pO'(n) (VIII.23)
pl(n) = h(2n+l) = - pl'(n) (VIII.24)
From these representations the structure given in Figure 
VIII.3 can be derived. This structure has approximately 
half the computational load of the unmodified structure.
VIII-6
H(z)
H ( - Z )  -  H C -z)
F 1 G U R . E  Y m .  i.Two-handt FIR. G M F
Y- (n)
F 1GUR.E V II I . 2 . Polyt l̂oase et^oivalent for the Transmit 
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